Minimization of Complex Terms using BDD and it's Application to Cellular Architecture FPGA

BDD를 이용한 complex term의 최소화와 cellular architecture FPGA에의 응용

  • 김미영 (전남대학교 전산설계학과) ;
  • 이귀상 (전남대학교 전산설계학과)
  • Published : 1997.02.01

Abstract

An efficient synthesis method of cellular architecture FPgA is proposed in this paper. To generate a logical representation called complex term which is to be directly mapped onto the cellular architecture FPGA, and SO or ESOP minimization tool was used in previous methods. Instead, we use a logic function transformed into BDD (binary decision diagram) in the actual generation of the complex temrs. In this process it estimates the cost(i.e. the number of complex terms) for three branches, 0-branch and 1-branches. This process is continued over the whole BDD to do such computation, and we observed that the number of complex terms has been reduced compared to the previous results.

Keywords