전자공학회논문지B (Journal of the Korean Institute of Telematics and Electronics B)
- 제32B권8호
- /
- Pages.1085-1090
- /
- 1995
- /
- 1016-135X(pISSN)
고속 DCT 병렬처리기의 개발
A Development of a high speed DCT parallel processor
초록
The Discrete Cosine Transform(DCT) is effective technique for image compression, which is widely used in the area of digital signal processing. In this paper, an efficient DCT processor is proposed and simulated by using Verilog HDL. This algorithm is improved 60% in processing speed, but it's somewhat complicate compared with Y. Arai's algorithm. This algorithm will be used efficiently for real time image processing.
키워드