한국전기전자재료학회:학술대회논문집 (Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference)
- 한국전기전자재료학회 2002년도 하계학술대회 논문집 Vol.3 No.2
- /
- Pages.1132-1135
- /
- 2002
FLL을 이용하여 Lock을 가속시킨 PLL의 최적 설계에 관한 연구
A Study on the Optimum Design of Fast-Lock PLL using FLL
- 발행 : 2002.07.08
초록
In this paper, we propose a phase-locked loop (PLL) with dual loops in which advantages of both loops can be combined. Frequency-locked loop (FLL) which is composed of two frequency-to-voltage converters (FVC) and an amplifier makes the frequency synchronize very fast and output signal is synchronized in phase with the input reference signal by charge pump PLL. This structure can improve the trade-off between acquisition behavior and locked behavior.