• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2015년도 춘계학술대회
• /
• pp.323-325
• /
• 2015

본 논문에서는 휴대용 방사능 검출기를 디지털로 구현하기 위하여 아날로그 부 시간영역에서 사용되던 Pulse shaper의 기능을 소프트웨어만으로 커버 할 수 있는 알고리즘을 제안한다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 1997년도 한국자동제어학술회의논문집; 한국전력공사 서울연수원; 17-18 Oct. 1997
• /
• pp.1726-1729
• /
• 1997

In general, the solvability of linear robust output regulation problem are not preserved under time-sampling. Thus, it is found that the digital regulator implemented by itme-sampling of anlog output regulator designed based on the continuous-time linear system model is nothing but a 1st order approximation with respect to time-sampling. By the way, one can design an improved sampled-data regulator with respect to sampling time by utilizing the intrinsic structure of the system. In this paper, we study the system structures which it is possible to design an improved sampled-data regulator with respect to sampling time.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.587-588
• /
• 2008

Digital PLL을 위한 높은 해상도를 갖는 TDC(Time to Digital Converter)를 $0.18{\mu}m$ CMOS 공정으로 설계하였다. 2단 구조를 갖는 TDC를 제안하였고 이를 Cadence Spectre를 이용하여 검증하였다. TDC는 Difference pulse generator, coarse 변환기와 fine 변환기로 구성된다. 그리고, 2단 변환기와 Thermometer decoder를 이용하여 delay cell의 수를 적게 유지하면서도 높은 해상도를 얻을 수 있었다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 1987년도 한국자동제어학술회의논문집(한일합동학술편); 한국과학기술대학, 충남; 16-17 Oct. 1987
• /
• pp.842-846
• /
• 1987

This paper proves that a filter for scramble spectrum is realized by a periodically time-varying digital filter. Further, we propose a design method of this filter by using a bi-frequency map. As an example, we implemented this filter with Digital Signal Processor.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2006년도 6th International Meeting on Information Display
• /
• pp.932-934
• /
• 2006

A relationship between discharge delay time and the aging method were investigated: A-Y (Address electrode - Scan electrode) aging and conventional X-Y(Common electrode - Scan electrode) aging with the variation of sustain voltage beyond self-erasing discharge. Although A-Y aging decreases discharge delay time, it has several drawbacks like non-uniformity of discharge, degradation of luminous efficiency and a color temperature. In a conventional aging condition which is carried out near the mid-margin voltage, discharge delay time is short in low voltage and high frequency condition. As an alternative to conventional voltage aging, high voltage aging is suggested which is carried out at self-erasing sustain voltage region. High voltage aging shows lower discharge delay time and fast aging speed than conventional voltage aging.

• 치과방사선
• /
• 제22권1호
• /
• pp.117-127
• /
• 1992

This investigation was performed to test the readability of the video based digital radiography, that can be applied clinically, compared with the periapical radiograph. The experiments were performed with IBM-PC/AT compatible, video camera and ADC (analog-digital converter). And spatial resolution was 512 X 480 with 256 (8 bit) gray levels. The radiographs obtained by using variable steps of exposure time were digitized. and then the digital images were analyzed. The obtained results were as follows: 1. There was no remarkable difference in readability between the radiographs and their digital images. However, under over exposure the digital images were superior to the radiographs in readability and vice versa. 2. As the exposure time was increased, the gray level of the digital image was decreased proportionally. 3. The correlation beween the regions of interest and the aluminum step wedges were relatively close; R=0.9965 (p <0.001).

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제15권3호
• /
• pp.334-341
• /
• 2015

This research outlines the design of a HR-TDC (High Resolution Time-to-Digital Converter) for high data rate communication systems using a $0.18{\mu}m$ CMOS process. The coarse-fine architecture has been adopted to improve the resolution of the TDC. A two-stage vernier time amplifier (2S-VTA) was used to amplify the time residue, and the gain of the 2S-VTA was larger than 64. The error during time amplification was compensated using two FTDCs (Fine-TDC) with their outputs. The resolution of the HR-TDC was 0.15 ps with a 12-bit output and the power consumption was 4.32 mW with a 1.8-V supply voltage.

• 전기학회논문지P
• /
• 제59권1호
• /
• pp.1-9
• /
• 2010

This paper summarizes an education and training system for the auto-reclosing of power transmission system using a real time digital simulator. The system is developed to understand the principle of reclosing and the sequence of automatic reclosing schemes, and practice the effects of reclosing actions to power system in real-time simulator. This study is concentrated into the following two parts. One is the development of real time education and training system of automatic reclosing schemes. For this, we use the RTDS(real time digital simulator) and the actual digital protective relay. The mathematical relay model of RTDS and the actual distance relay which is equipped automatic reclosing function are also used. The other is the user friendly interface between trainee and trainer. The various interface displays are used for user handing and result display. The conditions of automatic reclosing which is a number of reclosing, reclosing dead time, reset time, and so on, can be changed by the user interface panel. A number of scenario cases are reserved for the education and training. Through the test, we verified that the proposed system can be effectively used to accomplish the education and training of automatic reclosing.

• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2017년도 추계학술대회
• /
• pp.520-521
• /
• 2017

일반적인 카운터 타입의 시간-디지털 변환기에서 시간간격 신호와 클록신호의 비동기로 인하여 디지털 변환에러가 발생한다. 클록의 주기를 $T_{CLOCK}$라고 하면, 시간간격 신호의 시작신호와 클록의 비동기로 인하여 최대 $T_{CLOCK}$의 변환에러가 발생한다. 그리고 시간간격 신호의 멈춤신호와 클록의 비동기로 인하여 최대 $-T_{CLOCK}$의 변환에러가 발생한다. 그러나 시작신호와 클록을 동기화하고 클록을 시간간격 신호동안 발생시킬 경우 디지털 변환에러의 범위는 0에서 $(1/2)T_{CLOCK}$이다.

• 제어로봇시스템학회논문지
• /
• 제12권6호
• /
• pp.547-553
• /
• 2006

This paper studies digital control of biodynamic model of HIV-1 via intelligent digital redesign (IDR). The purpose of the IDR is to develop an equivalent digital fuzzy controller maintaining the satisfactory performance of an existing continuous-time fuzzy controller in the sense of the state-matching. Some conditions for the stability as well as the global state-matching are provided.. They are given by the form of the linear matrix inequalities (LMIs) and thereby easily tractable by the convex optimization techniques. The main features of the proposed method are that 1) the generalized control scheme is provided for the multirate as well as the single-rate digital controllers; 2) a new compensated block-pulse function method is applied to closely match the states of the continuous-time and the sampled-data fuzzy systems in the discrete-time domain; 3) the two-step procedure of IDR is presented to prevent the performance degradation caused by the additional stability conditions. The applicability of the proposed approach is shown through the biodynamic model of HIV-1.