• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.362.2-362.2
• /
• 2016

본 실험은 CW (Continuous wave) 주파수를 가진 교류 자기장을 발생시켜 자성나노입자를 가열시키는 것이 목적이다. 이를 위해 CW 주파수 및 SMPS (Switching Mode Power Supply)를 이용해 코일에서 교류 자기장을 발생시키는 평판형 자기장 발생 장치를 자체적으로 개발하였다. 이를 이용하여 인가전압을 변화시키면서 자기장 세기의 변화를 주었다. 평판형 코일 위에는 유리 등의 원형 평판 절연체를 덮고 그 절연체 표면에 웰(Well plate)를 위치시켰고 그 안에 자성나노입자가 포함된 수용액을 넣어 교류 자기장에 노출시켰다. 자기장 측정센서(Magnetic pick up coil, Gauss Meter)를 이용하여 자기장의 세기를 측정하였고, 자성나노입자의 농도, 크기 및 자기장 세기에 따른 자성나노입자의 온도상승효과를 접촉식 온도계를 이용하여 정량적으로 측정하였다.

• Proceedings of the Korean Reliability Society Conference
• /
• 2001.06a
• /
• pp.405-411
• /
• 2001

본 논문은 새롭게 설계된 프린터에 적용될 SMPS(Switching Mode Power Supply)의 평균수명을 가속시험을 통해 단기간에 산출하고, 정상사용조건에서의 수명보증을 위한 가속수멍시험법 개발에 관한 것이다. SMPS가 온도, 습도 그리고 부하에 취약하므로 이들을 가속 스트레스로 사용하였으며, 고장시간은 SMPS의 작동 후 더 이상 전원이 공급되지 않을 때까지 걸린 시간으로 정의하였다. 시험결과 주요 고장부품은 스위치 IC와 저항이었으며 8$0^{\circ}C$에서 가속계수가 90으로 산출되었다. 또한, 정상사용조건에서의 평균수명 14년을 보증하기 위해서는 온도 8$0^{\circ}C$, 상대습도 80%RH, 부하 1.5A 그리고 전압 240V에서 10대의 시료를 500시간 시험하였을 때 고장이 하나도 발생하지 않아야 한다는 결론을 얻었다.

• Proceedings of the KIEE Conference
• /
• 2003.07c
• /
• pp.1729-1731
• /
• 2003

Recently many solid-state laser systems were widely used in the medical applications. So it is necessary to study various optimal laser parameters for adopting new medical treatments. Alexandrite laser using switching mode power supply has designed and experimented to adjust a pulse repetition rate by PIC one-chip microprocessor. The fundamental results have been obtained during the first financial year in 2002. We will be able to find out the optimal hair removal characteristics by the repetitive experiments of Alexandrite laser as the parameters such as pulse repetition rate, pulse width, and pulse energy etc.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.11 no.2
• /
• pp.159-164
• /
• 2016

A wireless communication system is required to be implemented with the low power circuits because it uses a battery having a limited energy. Therefore, the current mode circuit has been studied because it consumes constant power regardless of the frequency change. However, the clock-feedthrough problem is happened by leak of stored energy in memory operation. In this paper, we suggest the current memory circuit to minimize the clock-feedthrough problem and introduce a technique for ultra low power operation by inducing dynamic voltage scaling. The current memory circuit was designed with BSIM3 model of $0.35{\mu}m$ process and was operated in the near-threshold region. From the simulation result, the clock-feedthrough could be minimized when designing the memory MOS Width of $2{\mu}m$, the switch MOS Width of $0.3{\mu}m$ and dummy MOS Width of $13{\mu}m$ in 1MHz switching operation. The power consumption was calculated with $3.7{\mu}W$ at the supply voltage of 1.2 V, near-threshold voltage.

• Proceedings of the KIPE Conference
• /
• 2001.12a
• /
• pp.105-108
• /
• 2001

This paper compared a Modified C-dump converter and energy efficient converter topologies, derived from the conventional C-dump converter, for switched reluctance motor (SRM) drives. The proposed topologies overcome the limitations of the conventional C-dump converter, and could reduce the whole cost of the SRM drive. Also, the above converters have simple control requirements; and allow the motor phase current to freewheel during chopping mode. Specially, the voltage ratings of the dump capacitor and some of the switching devices in the proposed an Energy efficient C-dump converter is reduced to the supply voltage ($V_{dc}$) level compared to twice the supply voltage ($2V_{dc}$) in the conventional C-dump converter. Simulation and experimental results of the proposed converters are presented and verified.

• Proceedings of the KIEE Conference
• /
• 2001.07c
• /
• pp.1697-1699
• /
• 2001

In this paper, the circuit of AC Choppers for $CO_2$ laser power supply are proposed and investigated. IGBT-controlled ac voltage regulators, operating at high frequency chopping mode. Chopping-to-supply duty ratio plays an important role in terms of laser output. Laser input energy is varied by controlling the leakage transformer used with the proposed system. This improved circuit employs a 3 electrode - type and Ring Blower. This improved circuit system has many advantages compared with the conventional SMPS such as simple design requirement, easy implementation, high reliability, low switching loss, and consequently high efficiency. As a result, the maximun output was 16W at duty-ratio of 92%, total gas mixture of $CO_2$ : $N_2$ : He = 1 : 9 : 15, total pressure of 15torr.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.23 no.4
• /
• pp.475-483
• /
• 2012

This paper presents new type of the hybrid supply modulator for the next reconfigurable transmitters. The efficiency of the hybrid supply modulator is one of the most important performance. For enhancement the efficiency, multi-switching structure in the hybrid supply modulator is employed. Additionally, input envelope signal sensing stage is employed for implementation multi-mode operation. To compare the performance of the proposed hybrid supply modulator, the conventional hybrid supply modulator is also designed. The measured efficiency of the proposed hybrid supply modulator is 85 %/84 %/79 % for EDGE/WCDMA/LTE signals which have 384 kHz/3.84 MHz/5 MHz bandwidth, respectively. The efficiency of the proposed hybrid supply modulator is higher than the conventional hybrid supply modulator. Therefore, this structure shows good candidate for the reconfigurable transmitters.

• Journal of Electrical Engineering and Technology
• /
• v.7 no.1
• /
• pp.81-85
• /
• 2012

This paper presents a wideband and low-noise direct conversion front-end receiver supporting VHF and UHFbands simultaneously. The receiver iscomposed of a low-noise amplifier (LNA), a down conversion quadrature mixer, and a frequency divider by 2. The cascode configuration with the resistor feedback is exploited in the LNA to achieve a wide operating bandwidth. Four gainstep modesare employed using a switched resistor bank and a capacitor bank in the signal path to cope with wide dynamic input power range. The verticalbipolar junction transistors are used as the switching elements in the mixer to reduce 1/f noise corner frequency. The proposed front-end receiver fabricated in 0.18 ${\mu}m$ CMOS technology shows very low minimum noise figureof 1.8 dB and third order input intercept pointof -12dBm inthe high-gain mode of 26.5 dBmeasured at 500 MHz.The proposed receiverconsumeslow current of 20 mA from a 1.8 V power supply.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.6
• /
• pp.760-770
• /
• 2016

A 12-bit 750 kS/s Dual-Sampling Successive Approximation Register Analog-to-Digital Converter (SAR ADC) technique with reduced Capacitive DAC (CDAC) is presented in this paper. By adopting the Adaptive Power Control (APC) technique for the two-stage latched type comparator and using bootstrap switch, power consumption can be reduced and overall system efficiency can be optimized. Bootstrapped switches also are used to enhance the sampling linearity at a high input frequency. The proposed SAR ADC reduces the average switching energy compared with conventional SAR ADC by adopting reduced the Most Significant Bit (MSB) cycling step with Dual-Sampling of the analog signal. This technique holds the signal at both comparator input asymmetrically in sample mode. Therefore, the MSB can be calculated without consuming any switching energy. The prototype SAR ADC was implemented in $0.18-{\mu}m$ CMOS technology and occupies $0.728mm^2$. The measurement results show the proposed ADC achieves an Effective Number-of-Bits (ENOB) of 10.73 at a sampling frequency of 750 kS/s and clock frequency of 25 MHz. It consumes only 0.13 mW from a 5.0-V supply and achieves the INL and DNL of +2.78/-2.45 LSB and +0.36/-0.73 LSB respectively, SINAD of 66.35 dB, and a Figures-of-Merit (FoM) of a 102 fJ/conversion-step.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.28 no.4
• /
• pp.298-308
• /
• 2017

This paper presents a Interleaved Buck Converter(IBC) system with Random PWM to reduce electromagnetic noise by harmonics. Swithced mode power supply generally controlled by high switching frequency have a electromagnetic interference(EMI) issue due to the high-voltage/high-current switching to regulate the voltage in buck converter. To solve the problem. we present a novel IBC system with PRBS. IBC system has two active switches with 180 phase difference that controll the cicuit with two PWM signal. IBC system may be disadventageous for the cost due to the addtion of one set of switch, but it has adventages of power distribution, current ripple cancellation, fast transient response, and passive component size reduction. To verify the validity of study, simulation program has been bulit using PSIM and the experimental results of IBC system using RPWM was compared with the conventinal PWM and randomized PWM.