• Title/Summary/Keyword: single error correction

Search Result 130, Processing Time 0.024 seconds

A New Approach to Multi-objective Error Correcting Code Design Method (다목적 Error Correcting Code의 새로운 설계방법)

  • Lee, Hee-Sung;Kim, Eun-Tai
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.18 no.5
    • /
    • pp.611-616
    • /
    • 2008
  • Error correcting codes (ECCs) are commonly used to protect against the soft errors. Single error correcting and double error detecting (SEC-DED) codes are generally used for this purpose. The proposed approach in this paper selectively reduced power consumption, delay, and area in single-error correcting, double error-detecting checker circuits that perform memory error correction. The multi-objective genetic algorithm is employed to solve the non -linear optimization problem. The proposed method allows that user can choose one of different non-dominated solutions depending on which consideration is important among them. Because we use multi-objective genetic algorithm, we can find various dominated solutions. Therefore, we can choose the ECC according to the important factor of the power, delay and area. The method is applied to odd-column weight Hsiao code which is well- known ECC code and experiments were performed to show the performance of the proposed method.

Research Trends in Quantum Error Decoders for Fault-Tolerant Quantum Computing (결함허용 양자 컴퓨팅을 위한 양자 오류 복호기 연구 동향)

  • E.Y. Cho;J.H. On;C.Y. Kim;G. Cha
    • Electronics and Telecommunications Trends
    • /
    • v.38 no.5
    • /
    • pp.34-50
    • /
    • 2023
  • Quantum error correction is a key technology for achieving fault-tolerant quantum computation. Finding the best decoding solution to a single error syndrome pattern counteracting multiple errors is an NP-hard problem. Consequently, error decoding is one of the most expensive processes to protect the information in a logical qubit. Recent research on quantum error decoding has been focused on developing conventional and neural-network-based decoding algorithms to satisfy accuracy, speed, and scalability requirements. Although conventional decoding methods have notably improved accuracy in short codes, they face many challenges regarding speed and scalability in long codes. To overcome such problems, machine learning has been extensively applied to neural-network-based error decoding with meaningful results. Nevertheless, when using neural-network-based decoders alone, the learning cost grows exponentially with the code size. To prevent this problem, hierarchical error decoding has been devised by combining conventional and neural-network-based decoders. In addition, research on quantum error decoding is aimed at reducing the spacetime decoding cost and solving the backlog problem caused by decoding delays when using hardware-implemented decoders in cryogenic environments. We review the latest research trends in decoders for quantum error correction with high accuracy, neural-network-based quantum error decoders with high speed and scalability, and hardware-based quantum error decoders implemented in real qubit operating environments.

Error Correction by Redundant Bits in Constant Amplitude Multi-code CDMA

  • Song, Hee-Keun;Kim, Sung-Man;Kim, Bum-Gon;Kim, Tong-Sok;Ko, Dae-Won;Kim, Yong-Cheol
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.11C
    • /
    • pp.1030-1036
    • /
    • 2006
  • In this paper, we present two methods of correcting bit errors in constant amplitude multi-code (CAMC) CDMA, which uses the redundant bits only. The first method is a parity-based bit correction with hard-decision, where the received signals despread into n two-dimensional structure with both horizontal parity and vertical parity. Then, an erroneous bit is corrected for each $4{\times}4$ pattern. The second method is a turbo decoding, which is modified from the decoding of a single parity check product code (SPCPC). Experimental results show that, in the second method, the redundant bits in CAMC can be fully used for the error correction and so they are not really a loss of channel bandwidth. Hence, CAMC provides both a low peak-to-average power ratio and robustness to bit errors.

Integrity Monitoring for Drone Landing in Urban Area using Single Frequency Based RRAIM

  • Jeong, Hojoon;Kim, Bu-Gyeom;Kee, Changdon
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.11 no.4
    • /
    • pp.317-325
    • /
    • 2022
  • In this paper, we developed a single frequency-based RRAIM to monitor integrity of the UAM landing vertically in urban area with only low-cost single-frequency GPS receiver. Conventional dual-frequency RRAIM eliminates ionospheric delay through a combination of frequencies. In this study, ionospheric delay was directly modeled. Drift error of residual ionospheric delay is modeled using the previously studied result on ionospheric rates of change. To verify the performance of the proposed RRAIM algorithm, a simulation of vertical landing UAM in urban area was conducted. It was assumed that the protection level at the initial position was calculated through SBAS correction data. During vertical landing, integrity monitored by receiver alone without external correction data. In the 60 sec simulation, the protection level of the proposed RRAIM compared to the conventional RRAIM was calculated to be 140% due to the accumulated ionospheric delay error. Nevertheless, it was confirmed that the final vertical protection level meeting the requirements of LPV-200, which cannot be achieved with single frequency GPS receiver alone.

Low-Latency Polar Decoding for Error-Free and Single-Error Cases (단일 비트 이하 오류 정정을 위한 극 부호용 선 처리 복호기법)

  • Choi, Soyeon;Yoo, Hoyoung
    • Journal of IKEEE
    • /
    • v.22 no.4
    • /
    • pp.1168-1174
    • /
    • 2018
  • For the initial state of NAND flash memories, error-free and single-error cases are dominant due to a good channel environment on memory cells. It is important to deal with such cases, which affects the overall system performance. However, the conventional schemes for polar codes equally decode the codes even for the error-free and single-error cases since they cannot classify and decode separately. In this paper, a new pre-processing scheme for polar codes is proposed so as to improve the overall decoding latency by decoding the frequent error-free and single-error cases. Before the ordinary decoding process, the proposed scheme first decodes the frequent error-free and single-error cases. According to the experimental results, the proposed pre-processing scheme decreases the average decoding latency by 64% compared to the conventional scheme for (1024, 512) polar codes.

A Variable Latency K'th Order Newton-Raphson's Floating Point Number Divider (가변 시간 K차 뉴톤-랍손 부동소수점 나눗셈)

  • Cho, Gyeong-Yeon
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.9 no.5
    • /
    • pp.285-292
    • /
    • 2014
  • The commonly used Newton-Raphson's floating-point number divider algorithm performs two multiplications in one iteration. In this paper, a tentative K'th Newton-Raphson's floating-point number divider algorithm which performs K times multiplications in one iteration is proposed. Since the number of multiplications performed by the proposed algorithm is dependent on the input values, the average number of multiplications per an operation in single precision and double precision divider is derived from many reciprocal tables with varying sizes. In addition, an error correction algorithm, which consists of one multiplication and a decision, to get exact result in divider is proposed. Since the proposed algorithm only performs the multiplications until the error gets smaller than a given value, it can be used to improve the performance of a floating point number divider unit. Also, it can be used to construct optimized approximate reciprocal tables.

A SEC-DED Implementation Using FPGA for the Satellite System (위성체용 2비트 오류검출 및 1비트 정정 FPGA 구현)

  • No, Yeong-Hwan;Lee, Sang-Yong
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.6 no.2
    • /
    • pp.228-233
    • /
    • 2000
  • It is common to apply the technology of FPGA (Fie이 Programmable Gate Array) which is one of the design methods for ASIC(Application Specific IC)to the active components used in the data processing at the digital system of satellite aircraft missile etc for compact lightness and integration of Printed Circuit Board (PCB) In carrying out the digital data processing the FPGAs are designed for the various functions of the Process Control Interrupt Control Clock Generation Error Detection and Correction (EDAC) as the individual module. In this paper an FPGA chip for Single Error Correction and Double Error Detection (SEC-DED) for EDAC is designed and simulated by using a VLSI design software LODECAP.

  • PDF

Development of Error-Corrector Control Algorithm for Automatic Error Detection and Correction on Space Memory Modules (우주용 메모리의 자동 오류극복을 위한 오류 정정기 제어 알고리즘 개발)

  • Kwak, Seong-Woo;Yang, Jung-Min
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.60 no.5
    • /
    • pp.1036-1042
    • /
    • 2011
  • This paper presents an algorithm that conducts automatic memory scrubbing operated by dedicated hardwares. The proposed algorithm is designed so that it can scrub entire memory in a given scrub period, while minimally affecting the execution of flight softwares. The scrub controller is constructed in a form of state machines, which have two execution modes - normal mode and burst mode. The deadline event generator and period tick generator are designed in a separate way to support the behavior of the scrub controller. The proposed controller is implemented in VHDL code to validate its applicability. A simple version of the controller is also applied to mass memory modules used in STSAT-3.

Combined burst synchronization/error detection systems maximizing bit slip correction ranges (최대 비트슬립 정정범위를 가지는 복합 버스트 동기/에러 검출 시스템)

  • 최양호
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.22 no.7
    • /
    • pp.1477-1486
    • /
    • 1997
  • Conventioally the decoding methods and the design of coset codes for burst synchronization and error detection have been based on the concept that slips occuring to the right or to the left with respect to a reference timing are corrected. In this paper we newly approach to the design of coset codes relying on the condition that only a single code word can exists in an observation interval, which provides an extentended view on the conventional approach. A theorem concerning the condition is presented. A combined burst synchronization and error detection system with maximum slip correction capability have been devised based on the theorem and a detection method is falsely accepted in the presented of channel errors. The false acceptance probabilities of the system are derived and its performance is analyzed through computer computation using the derived results.

  • PDF

The Improvement of the Positioning Accuracy of a Single Frequency Receiver by Appling the Error Correction Information (오차보정정보 적용에 의한 단일주파수 수신기의 측위정확도 향상)

  • Choi, Byung-Kyu;Lee, Sang-Jeong;Park, Jong-Uk;Jo, Jung-Hyun
    • Journal of the Korean Society of Surveying, Geodesy, Photogrammetry and Cartography
    • /
    • v.25 no.5
    • /
    • pp.399-405
    • /
    • 2007
  • Providing a precise positioning information is the primary characteristics of GPS. The relative positioning technique which utilizes the common measurements between a GPS reference station and a user is generally used to do the generation of a precise positioning. But if user is far from a GPS reference site, the properties of medium penetrated by GPS signals will be different from each other, It is difficult to eliminate the error sources such as the ionosphere and the troposphere effectively by the double differencing method. In this study the additional error correction values with the ionosphere and the troposphere to the data processing have applied. As a result, the positioning accuracy of fourteen out of seventeen testing sites were improved by appling the error correction values. We also analysed the improved rate of the positioning accuracy by the baseline.