• Title/Summary/Keyword: silicon oxidation

Search Result 420, Processing Time 0.026 seconds

Low Temperature Growth of Silicon Oxide Thin Film by In-direct Contacting Process with Photocatalytic TiO2 Layer on Fused Silica (광촉매 TiO2 층의 비접촉식 공정을 통한 저온 실리콘 산화박막 성장)

  • Ko, Cheon Kwang;Lee, Won Gyu
    • Applied Chemistry for Engineering
    • /
    • v.19 no.2
    • /
    • pp.236-241
    • /
    • 2008
  • The possibility of silicon oxidation through the aerial-diffusion of active oxygen species has been evaluated. The species originate from the surface of $TiO_2$ exposed by UV. Among process parameters such as UV intensity, substrate temperature and chamber pressure with oxygen, UV intensity was a major parameter to the influence on the oxide growth rate. When 1 kW high pressure Hg lamp was used as a UV source, the growth rate of silicon oxide was 8 times as faster as that of a 60 W BLB lamp. However, as the chamber pressure increased, the growth rate was declined due to the suppression of aerial diffusion of active oxygen species. According to the results, it could be confirmed that the aerial-diffusion of active oxygen species from UV-irradiated photocatalytic surface can be applied to a new method for preparing an ultra-thin silicon oxide at the range of relatively low temperature.

The effects of pile dup Ge-rich layer on the oxide growth of $Si_{1-x}Ge_{x}$/Si epitaxial layer (축적된 Ge층이 $Si_{1-x}Ge_{x}$/Si의 산화막 성장에 미치는 영향)

  • 신창호;강대석;박재우;송성해
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.449-452
    • /
    • 1998
  • We have studied the oxidatio nrte of $Si_{1-x}Ge_{x}$ epitaxial layer grown by MBE(molecular beam epitaxy). Oxidation were performed at 700.deg. C, 800.deg. C, 900.deg. C, and 1000.deg. C. After the oxidation, the results of AES(auger electron spectroscopy) showed that Ge was completely rejected out of the oxide and pile up at $SiO_{2}/$Si_{1-x}Ge_{x}$ interface. It is shown that the presence of Ge at the $SiO_{2}$/$Si_{1-x}Ge_{x}$ interface changes the dry oxidation rate. The dry oxidation rate was equal to that of pure Si regardless of Ge mole fraction at 700.deg. C and 800.deg.C, while it was decreased at both 900.deg. C and 1000.deg.C as the Ge mole fraction was increased. The ry oxidation rates were reduced for heavy Ge concentration, and large oxidation time. In the parabolic growth region of $Si_{1-x}Ge_{x}$ oxidation, The parabolic rate constant are decreased due to the presence of Ge-rich layer. After the longer oxidation at the 1000.deg.C, AES showed that Ge peak distribution at the $SiO_{2}$/$Si_{1-x}Ge_{x}$ interface reduced by interdiffusion of silicon and germanium.

  • PDF

Thermal Oxidation Behavior and Electrical Characteristics of Silicon depending on the Crystal Orientation (결정 배향에 따른 Si의 열산화 거동 및 전기적 특성)

  • 우현정;최두진;양두영
    • Journal of the Korean Ceramic Society
    • /
    • v.31 no.7
    • /
    • pp.753-758
    • /
    • 1994
  • (100) Si and 4$^{\circ}$off (100) Si were oxidized in dry oxygen, and the differences in thermal oxidation behavior and electrical characteristics between two specimens were investigated. Ellipsometer measurements of the oxide thickness produced by oxidation in dry oxygen from 1000 to 120$0^{\circ}C$ showed that the oxidation rates of the 5$^{\circ}$ off (100) Si were more rapid than those of the (100) Si and the differences between them decreased as the oxidation temperature increased. The activation energies based on the parabolic rate constant, B for (100) and 4$^{\circ}$off (100) Si were 25.8, 28.6 kcal/mol and those on the linear rate constant, B/A were 56.8, 54.9 kcal/mol, respectively. Variation of C-V characteristics with the oxidation temperature showed that the flat band voltages were shifted positively and surface state charge densities decreased as the oxidation temperature increased, and the surface state charge density of the 4$^{\circ}$off (100) Si was lower than that of the (100) Si. Also considerable decrease in the density of oxidation induced stacking faults (OSF) for the 4$^{\circ}$off (100) Si was observed through optical microscopy after preferentially etching off the oxide layer.

  • PDF

Humidity sensors using porous silicon layer with mesa structure (메사구조를 갖는 다공질 실리콘 습도 센서)

  • Jeon, Byung-Hyun;Yang, Kyu-Yull;Kim, Seong-Jeen
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.05b
    • /
    • pp.25-28
    • /
    • 2000
  • A capacitance-type humidity sensors in which porous silicon layer is used as humidity-sensing material was developed. This sensors was fabricated monolithically to be compatible with the typical IC process technology except for the formation of porous silicon layer. As the sensors is made as a mesa structure, the correct measurement of capacitance is expected because it can remove the effect of the parasitic capacitance from the bottom layer and another junctions. To do this, the sensor was fabricated using process steps such as localized formation of porous silicon, oxidation of porous silicon layer and etching of oxidized porous silicon layer. From completed sensors, capacitance response was measured on the relative humidity of 25 to 95% at room temperature. As the result the measured capacitance showed the increase over 300% at the low frequency of 120Hz, and showed little dependence on the temperature between 10 to $40^{\circ}C$.

  • PDF

Change in Photoluminescence of Porous Silicon with Processing Condition and Heat Treatment (다공성 실리콘의 제작조건과 열처리에 따른 Photoluminescence 변화)

  • 서영제;최두진;박홍이;이덕희
    • Journal of the Korean Ceramic Society
    • /
    • v.33 no.10
    • /
    • pp.1170-1176
    • /
    • 1996
  • Porous silicon was prepared by anodic reaction. The process was controlled by current density and etching time an the thickness change and the room temperature PL was measured. The thickness of porous silicon was increased with etching time and was decreased after critical time. It was the same as increasing current density. It needed only 15 sec to electropolish the surface of porous silicon above current density 70 mA/cm2. We can understand that increasing etching time leads narrow size of Si column by porous silicon formation mechanism. And the sample with narrow Si column revealed PL blue shift. The specimens were heated in the range of 300-1000$^{\circ}C$ in order to see PL changes. The heat treatment was proceeded in H2 atmosphere vacuum system to avoid oxidation. The PL was disappeared above 600$^{\circ}C$. In high temperature some sintered Si columns were observed in SEM photography. There was no difference of -Hx bonds which was suggested as evidence of hydride compounds luminescence between 500$^{\circ}C$ and 600$^{\circ}C$. Thus it is concluded that quantum confinement is major factor of PL of porous silicon.

  • PDF

Boron Diffused Layer Formation Process and Characteristics for High Efficiency N-type Crystalline Silicon Solar Cell Applications (N-type 고효율 태양전지용 Boron Diffused Layer의 형성 방법 및 특성 분석)

  • Shim, Gyeongbae;Park, Cheolmin;Yi, Junsin
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.3
    • /
    • pp.139-143
    • /
    • 2017
  • N-type crystalline silicon solar cells have high metal impurity tolerance and higher minority carrier lifetime that increases conversion efficiency. However, junction quality between the boron diffused layer and the n-type substrate is more important for increased efficiency. In this paper, the current status and prospects for boron diffused layers in N-type crystalline silicon solar cell applications are described. Boron diffused layer formation methods (thermal diffusion and co-diffusion using $a-SiO_X:B$), boron rich layer (BRL) and boron silicate glass (BSG) reactions, and analysis of the effects to improve junction characteristics are discussed. In-situ oxidation is performed to remove the boron rich layer. The oxidation process after diffusion shows a lower B-O peak than before the Oxidation process was changed into $SiO_2$ phase by FTIR and BRL. The $a-SiO_X:B$ layer is deposited by PECVD using $SiH_4$, $B_2H_6$, $H_2$, $CO_2$ gases in N-type wafer and annealed by thermal tube furnace for performing the P+ layer. MCLT (minority carrier lifetime) is improved by increasing $SiH_4$ and $B_2H_6$. When $a-SiO_X:B$ is removed, the Si-O peak decreases and the B-H peak declines a little, but MCLT is improved by hydrogen passivated inactive boron atoms. In this paper, we focused on the boron emitter for N-type crystalline solar cells.

Effects of Oxide Layer Formed on TiN Coated Silicon Wafer on the Friction and Wear Characteristics in Sliding (미끄럼운동 시 TiN 코팅에 형성되는 산화막이 마찰 및 마멸 특성에 미치는 영향)

  • 조정우;이영제
    • Tribology and Lubricants
    • /
    • v.18 no.4
    • /
    • pp.260-266
    • /
    • 2002
  • In this study, the effects of oxide layer farmed on the wear tracks of TiN coated silicon wafer on friction and wear characteristics were investigated. Silicon wafer was used for the substrate of coated disk specimens, which were prepared by depositing TiN coating with 1 ${\mu}{\textrm}{m}$ in coating thickness. AISI 52100 steel ball was used fur the counterpart. The tests were performed both in air for forming oxide layer on the wear track and in nitrogen to avoid oxidation. This paper reports characterization of the oxide layer effects on friction and wear characteristics using X-ray diffraction(XRD), Auger electron spectroscopy(AES), scanning electron microscopy (SEM) and multi-mode atomic force microscope(AFM).