• 전자공학회논문지D
• /
• 제35D권4호
• /
• pp.84-92
• /
• 1998

A program was developed to analyze the electrical characteristics and harmonic distrotion in a two-dimensional silicon BJT. The finite difference equations of the small signal and its second and thired harmonics for basic semiconductor equations are formulated treating the nonlinearity and time dependence with Volterra series and Taylor series. The soluations for three sets of simultaneous equations were obtained sequantially by a decoupled iteration method and each set was solved by a modified Stone's algorithm. Distortion magins and ac parameters such as input impedance and current gains are calculated with frequency and load resistance as parameters. The distortion margin vs. load resistancecurves show cancellation minima when the pahse of output voltage shifts. It is shown that the distortionof small signal characteristics can be reduced by reducing the base width, increasing the emitter stripe length and reducing the collector epitaxial layer doping concentration in the silicon BJT structure. The simulation program called TRADAP can be used for the design and optimization of transistors and circuits as well as for the calculation of small signal and distortion solutions.

• Journal of Communications and Networks
• /
• 제14권3호
• /
• pp.243-251
• /
• 2012

Under the power-based capture model, a transmission is successfully received at the destination, even in the presence of other transmissions and background noise, if the received signal-to-interference-plus-noise ratio exceeds a capture threshold. We evaluate the spectral efficiency of simple multi-user channels by combining the basic capture model with a communication-theoretic model. The result is a more refined capture model that incorporates key system design parameters (such as achievable bit rate, target bit error rate, channel bandwidth, and modulation signal constellations) that are absent from the basic capture model. The relationships among these parameters can serve as a tool for optimizing the network performance.

• 전자공학회논문지B
• /
• 제33B권7호
• /
• pp.154-162
• /
• 1996

The test and evaluation is a integal part of the radar development process and it consists of two parts, field test and in-house test using a standard simulated signal. To take the in-house test, the test environment is needed to generate the critical signal that is used to determine the system design parameters and consists of general urpose measurement equipments, specialized boards and operating softwares. This paper presents the in-house test environment configuration and its function for radar system. Because this test environment genrates the simulated radar signal which has arbitrary flight path and target condition, the developed test environment makes easily to evaluate the function for radar system. The program ability of test parameters makes it possible to apply a test for 2D and 3D radar system.

• 한국윤활학회:학술대회논문집
• /
• 한국윤활학회 2002년도 proceedings of the second asia international conference on tribology
• /
• pp.321-322
• /
• 2002

This paper presents study of effects of cutting parameters such as cutting speed, feed rate and depth of cut on the surface roughness in hard turning. Taguchi Method and linear regression model of design parameters were utilized to identify the controlling process parameters that can monitor the surface roughness in the hard turning operation. In the process optimization, experimental planning was performed using the orthogonal array and concept of the signal-to-noise ratio. Cutting parameters such as speed, feed rate, and depth of cut were selected as process parameters and the ANOVA analysis showed that feed rate and cutting speed had more effect on the roughness variation that depth of cut.

• 한국통신학회논문지
• /
• 제21권3호
• /
• pp.612-621
• /
• 1996

In this paper, we propose the low sidelobe digital FIR doppler filter bank synthesis algorithm through the Gradient Descent method and it can be practially appliable to coherent pulse doppler radar signal processing. This algorithm shows the appropriate calculation of tap coefficients or zeros for FIR transversal fiter which has been employed in radar signal processor. The span of the filters in the filter bank be selected at the desired position the designer want to locate, and the lower sidelobe level that has equal ripple property is achieved than one for which the conventional weithtedwindow is used. Especially, when we implemented filter zeros as design parameters it is possible to make null filter gain at zero frequency intensionally that would be very efficient for the eliminatio of ground clutter. For the example of 10 tap filter synthesis, when filter coefficients or zeros are selected as design parameters the corresponding sidelobelevel is reducedto -70db or -100db respectively and it has good convergent characteristics to the desired sidelobe reference value. The accuracy ofapproach to the reference value and the speed of convergence that show the performance measure of this algorithm are tuned out with some superiority and the fact that the bandwidth of filter appears small with respect to one which is made by conventional weighted window method is convinced. Since the filter which is synthesized by this algorithm can remove the clutter without loss of target signal it strongly contributes performance improvement with which detection capability would be concerned.

• 한국전자파학회논문지
• /
• 제23권2호
• /
• pp.177-186
• /
• 2012

본 논문에서는 프로브 커넥터 핀의 누화 특성이 -30 dB 이하를 만족시키는 핀의 피치 및 길이 파라미터에 대한 설계 기준을 제시하였다. 프로브 커넥터 핀의 누화 특성을 분석하기 위하여 격자 구조로 배열된 프로브커넥터 핀의 인덕턴스 성분과 커패시턴스 성분을 추출하였으며, 접지 핀의 개수가 증가해도 이미 계산된 파라미터들을 이용해서 새로운 커패시턴스 및 인덕턴스 성분들을 쉽게 계산할 수 있음을 보였다. 또한, 신호(signal)핀 주변에 위치한 접지(ground) 핀 개수를 증가시키면서 누화 특성을 향상시키는 알고리즘을 제시하였으며, 특히 접지 핀 개수의 증가가 자기장 결합(inductive coupling)에 의한 누화를 효과적으로 제거시킨다는 것을 보였다. 최종적으로는 주어진 접지 핀 개수 및 형상 하에서 -30 dB 이하의 누화 특성을 만족하는 핀의 피치 및 길이를 결정하는 영역을 도시하였으며, 이는 프로브 커넥터 시스템의 누화 특성 설계 시 유용하게 사용할 수 있을 것으로 사료된다.

• 디지털산업정보학회논문지
• /
• 제11권1호
• /
• pp.171-182
• /
• 2015

The general wavelet transform has profitable property in non-stationary signal analysis specially. The tunable Q-factor wavelet transform is a fully-discrete wavelet transform for which the Q-factor Q and the asymptotic redundancy r, of the transform are easily and independently specified. In particular, the specified parameters Q and r can be real-valued. Therefore, by tuning Q, the oscillatory behavior of the wavelet can be chosen to match the oscillatory behavior of the signal of interest, so as to enhance the sparsity of a sparse signal representation. The TQWT is well suited to fast algorithms for sparsity-based inverse problems because it is a Parseval frame, easily invertible, and can be efficiently implemented. The transform is based on a real valued scaling factor and is implemented using a perfect reconstruction over-sampled filter bank with real-valued sampling factors. The transform is parameterized by its Q-factor and its over-sampling rate, with modest over-sampling rates being sufficient for the analysis/synthesis functions to be well localized. This paper describes filter design of 2D discrete-time wavelet transform for which the Q-factor is easily specified. With the advantage of this transform, perfect reconstruction filter design and implementation for performance improvement are focused in this paper. Hence, the 2D transform can be tuned according to the oscillatory behavior of the image signal to which it is applied. Therefore, application for performance improvement in multimedia communication field was evaluated.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 하계학술대회 논문집
• /
• pp.255-258
• /
• 2001

In this paper, DC and small signal characteristics with different physical parameters are expected for p-HEMTs (Pseudomorphic High Electron Mobility Transistors) with different temperatures ranging from 300K to 623K which are widely used for a low noise and/or ultra high frequency device. A device of 0.2$\times$200 ${\mu}{\textrm}{m}$$^2$dimension having very low noise has been chosen to extract the experimental data. Theoretical prediction has been obtained using a simulaor(HELENA) which needs experimental input data extracted from reverse engineering process. From the results, relation between structural parameters and temperature dependency of electrical characteristics are qualitatively explained to use in the design of descrete and integrated circuits to guarantee the optimal operation of the system.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• 제10권1호
• /
• pp.200-220
• /
• 2016

Orthogonal frequency division multiplexing (OFDM) signals suffer from the problem of large peak-to-average power ratio (PAPR) which complicates the design of the analog front-end of the system. Companding is a well-known PAPR reduction technique that reduces the PAPR by transforming the signal amplitude using a deterministic function. In this paper, a novel piecewise linear companding transform is proposed. The design criteria for the proposed transform is developed by investigating the relationships between the compander and decompander's profile and parameters with the system's performance metrics. Using analysis and simulations, we relate the companding parameters with the bit error rate (BER), out-of-band interference (OBI), amount of companding noise, computational complexity and average power. Based on a set of criteria developed thereof, we formulate the design of the proposed transform. The main aim is to preserve the signal's attributes as much as possible for a predetermined amount of PAPR reduction. Simulations are carried out to evaluate and compare the proposed scheme with the existing companding transforms to demonstrate the enhancement in PAPR, BER and OBI performances.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제12권1호
• /
• pp.75-87
• /
• 2012

A design paradigm using sequential geometric programming is presented to accurately design CMOS op amps with BSIM3. It is based on new adaptive modeling of transistor parameters through the operating point simulation. This has low modeling cost as well as great simplicity and high accuracy. The short-channel dc, high-frequency small-signal, and short-channel noise models are used to characterize the physical behavior of submicron devices. For low-power and low-voltage design, this paradigm is extended to op amps operating in the subthreshold region. Since the biasing and modeling errors are less than 0.25%, the characteristics of the op amps well match simulation results. In addition, small dependency of design results on initial values indicates that a designed op amp may be close to the global optimum. Finally, the design paradigm is illustrated by optimizing CMOS op amps with accurate transfer function.