• Title/Summary/Keyword: second-phase noise

Search Result 133, Processing Time 0.023 seconds

아리랑 위성 2호의 시간동기

  • Kwon, Ki-Ho;Kim, Dae-Young;Chae, Tae-Byung;Lee, Jong-In
    • Aerospace Engineering and Technology
    • /
    • v.3 no.1
    • /
    • pp.109-116
    • /
    • 2004
  • In a satellite time management system, the GPS-based clock synchronization technique[1] has the merits of precision time management by knowing the time difference or the error between the OBT(On Board Time) of the internal processors and GPS time every second. It can be realized employing the DPLL(Digital Phase Loop Lock) and FEP(Front End Processor) circuitry for the clock synchronization[2]. In this paper, a refined DPLL & FEP scheme is proposed to provide the precision, stability and robustness of the operation, which is to compensate the errors and noise of the GPS signal, and also to cope with the case when the GPS signal is lost due to several reasons. The simulation and HIL (Hardware In the Loop) test results using the FM(Flight Model) in the course of KOMPSAT-2(Korea Multi Purpose Satellite-2) design and development are illustrated to demonstrate the salient features of this methodology.

  • PDF

Design of Subharmonic Injection Locked Oscillator (부고조파를 이용한 X-band 주입 동기 발진기 설계 및 제작)

  • 전영상;이문규;남상욱
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.10 no.5
    • /
    • pp.653-662
    • /
    • 1999
  • In this paper, subharmonically injection locked oscillator(SILO) was designed and measured. SILO with series feedback was designed using Two Signal Method(TSM). The free-running oscillator frequency was 9.4 GHz with 6 dBm output power. In case of injection, the multiplied injected signal locked the free-running frequency. The locked signal output power was higher than any other spurious response at least 40 dB. The locking range was 220MHz (second subharmonic locking), 100 MHz(4th subharmonic locking), and phase noise was -111 dBc/Hz, -104 dBc/Hz at 100kHz offset, respectively.

  • PDF

Mathematical Modelling of Happiness and its Nonlinear Analysis (행복의 수학적 모델링과 비선형 해석)

  • Kim, Soon-Whan;Choi, Sun-Koung;Bae, Young-Chul;Park, Young-Ho
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.9 no.6
    • /
    • pp.711-717
    • /
    • 2014
  • Happiness has been studied in sociology and psychology as a matter of grave concern. In this paper the happiness model that a new second -order systems can be organized equivalently with a Spring-Damper-Mass are proposed. This model is organized a 2-dimensional model of identically type with Duffing equation. We added a nonlinear term to Duffing equation and also applied Gaussian white noise and period sine wave as external stimulus that is able to cause of happiness. Then we confirm that there are random motion, periodic motion and chaotic motion according to parameter variation in the new happiness model.

A Semi-MMIC Hair-pin Resonator Oscillator for K-Band Application (K-Band용 SEmi-MMIC Hair-pin 공진발진기)

  • 이현태
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.9B
    • /
    • pp.1635-1640
    • /
    • 2000
  • In this paper, a 18 GHz oscillator is designed with the push-push method an fabricated by semi-MMIC process, in which the second harmonic is the main output signal with the suppressed fundamental mode. In semi-MMIC process, passive components with microstrip transmission line are implemented using MMIC process on semi-insulating GaAs substrate. Then, chip types of P-HEMT, resistors, and capacitors are connected through Au wire-bonding. Also, the ground plane is inserted around the circuit and connected each other with the back-side of substrate through Au wire-bonding instead of via-hole. The semi-MMIC push-push oscillator shows the output powder of -10.5 dBm, the fundamental frequency suppression of -17.3 dBc/Hz, and the phase noise of -97.9 dBc/Hz at the offset frequency of 100 kHz.

  • PDF

Development of the High Performance 94 GHz Waveguide VCO (우수한 성능의 94 GHz 도파관 전압조정발진기의 개발)

  • Ryu, Keun-Kwan;Kim, Sung-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.5
    • /
    • pp.1035-1039
    • /
    • 2012
  • In this paper, we developed a 94 GHz waveguide VCO(voltage controlled oscillator) using a GaAs-based Gunn diode and a varactor diode. The cavity is designed for fundamental mode at 47 GHz and operated at second harmonic of 94 GHz. Bias posts for diodes operate as LPF(low pass filter) and resonator. The fabricated waveguide VCO achieves an oscillation bandwidth of 760 MHz. Output power is from 12.61 to 15.26 dBm and phase noise is -101.13 dBc/Hz at 1 MHz offset frequency from the carrier.

A Highly Linear Self Oscillating Mixer Using Second Harmonic Injection (2차 고조파 주입을 사용한 고 선형성의 자체 발진 혼합기)

  • Kim, Min-Hoe;Cho, Choon-Sik;Lee, Jae-Wook
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.23 no.6
    • /
    • pp.682-690
    • /
    • 2012
  • In this paper, a highly linear self oscillating mixers(SOM) using second harmonic injections are presented. The H-slot defected ground structure(DGS) is designed as a balanced resonator for oscillation in the proposed SOM. Since the H-slot DGS resonator achieves a high Q factor, it is a suitable structure to provide low phase noise for the oscillator. The single balanced mixer is utilized in this work and it provides good LO-RF isolation since balanced LO signals are suppressed at the RF input port. In order to inject the second harmonic of the IF, we propose two different methods using feedback loops. In the first method, IF achieves a 3.08 dB conversion gain at 226 MHz with input power of -20 dBm at 5 GHz RF input signal. The IF achieves 2 dB conversion gain at 423 MHz with the input power of -20 dBm at 5.2 GHz RF input signal in the second method. The measured IMD3s are 61.8 dB and 65 dB for the each method. These SOMs present improved linearity compared to that without the second harmonic injection because IMD3s are improved by 18. dB and 21 dB for each method.

Privacy-Preserving Traffic Volume Estimation by Leveraging Local Differential Privacy

  • Oh, Yang-Taek;Kim, Jong Wook
    • Journal of the Korea Society of Computer and Information
    • /
    • v.26 no.12
    • /
    • pp.19-27
    • /
    • 2021
  • In this paper, we present a method for effectively predicting traffic volume based on vehicle location data that are collected by using LDP (Local Differential Privacy). The proposed solution in this paper consists of two phases: the process of collecting vehicle location data in a privacy-presering manner and the process of predicting traffic volume using the collected location data. In the first phase, the vehicle's location data is collected by using LDP to prevent privacy issues that may arise during the data collection process. LDP adds random noise to the original data when collecting data to prevent the data owner's sensitive information from being exposed to the outside. This allows the collection of vehicle location data, while preserving the driver's privacy. In the second phase, the traffic volume is predicted by applying deep learning techniques to the data collected in the first stage. Experimental results with real data sets demonstrate that the method proposed in this paper can effectively predict the traffic volume using the location data that are collected in a privacy-preserving manner.

Development of Constant Output Power Supply System for Ozonizer (오존발생장치용 정출력 전원장치의 개발)

  • Woo, Jung-In;Woo, Sung-Hoon;Roh, In-Bae;Park, Jee-Ho;Kim, Dong-Wan
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.19 no.7
    • /
    • pp.113-121
    • /
    • 2005
  • In this paper, a constant output power supply system for ozonizer is proposed to remove the noise of ozonizer and control the output of ozonizer using feedback control. The proposed system is based on the rouble control loop such as the outer voltage control loop and inner current control loop. In the proposed system overshoots and oscillations due to the computation time-delay are compensated by explicit incorporation of the time-delay in the current control loop transfer function. The inner current control loop is adopted by an internal model controller. The internal model controller is designed to a second order deadbeat reference-to-output response which means that its response reaches the reference in two sampling time including computational time-delays. The outer voltage control loop employing P-Resonance controller is proposed. The resonance controller has an infinite gain at resonant frequency, and the resonant frequency is set to the fundamental frequency of the reference voltage in this paper. Thus the outer voltage control loop causes no steady state error as regard to both magnitude and phase. The effectiveness of the proposed control system has been verified by the experimental results.

60 GHz CMOS SoC for Millimeter Wave WPAN Applications (차세대 밀리미터파 대역 WPAN용 60 GHz CMOS SoC)

  • Lee, Jae-Jin;Jung, Dong-Yun;Oh, Inn-Yeal;Park, Chul-Soon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.6
    • /
    • pp.670-680
    • /
    • 2010
  • A low power single-chip CMOS receiver for 60 GHz mobile application are proposed in this paper. The single-chip receiver consists of a 4-stage current re-use LNA with under 4 dB NF, Cgs compensating resistive mixer with -9.4 dB conversion gain, Ka-band low phase noise VCO with -113 dBc/Hz phase noise at 1 MHz offset from 26.89 GHz, high-suppression frequency doubler with -0.45 dB conversion gain, and 2-stage current re-use drive amplifier. The size of the fabricated receiver using a standard 0.13 ${\mu}m$ CMOS technology is 2.67 mm$\times$0.75 mm including probing pads. An RF bandwidth is 6.2 GHz, from 55 to 61.2 GHz and an LO tuning range is 7.14 GHz, from 48.45 GHz to 55.59 GHz. The If bandwidth is 5.25 GHz(4.75~10 GHz) The conversion gain and input P1 dB are -9.5 dB and -12.5 dBm, respectively, at RF frequency of 59 GHz. The proposed single-chip receiver describes very good noise performances and linearity with very low DC power consumption of only 21.9 mW.

The Design of a X-Band Frequency Synthesizer using the Subharmonic Injection Locking Method (Subharmonic Injection Locking 방법을 이용한 X-Band 주파수 합성기 설계)

  • 김지혜;윤상원
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.15 no.2
    • /
    • pp.152-158
    • /
    • 2004
  • A low phase noise frequency synthesizer at X-Band which employs the subharmonic injection locking was designed and tested. The designed frequency synthesizer consists of a 1.75 GHz master oscillator - which also operates as a harmonic generator - and a 10.5 GHz slave oscillator. A 1.75 GHz master oscillator based on PLL technique used two transistors - one constitutes the active part of VCO and the other operates as a buffer amplifier as well as harmonic generator. The first stage operates a fixed locked oscillator and using the BJT transistor whose cutoff frequency is 45 GHz, the second stage is designed, operating as a harmonic generator. The 6th harmonic which is produced from the harmonic generator is injected into the following slave oscillator which also behaves as an amplifier having about 45 dB gain. The realized frequency synthesizer has a 7.4 V/49 mA, -0.5 V/4 mA of the low DC power consumption, 4.53 dBm of output power, and a phase noise of -95.09 dBc/Hz and -108.90 dBc/Hz at the 10 kHz and 100 kHz offset frequency, respectively.