• Title/Summary/Keyword: real time encoder

Search Result 208, Processing Time 0.025 seconds

Real-time Implementation of MPEG-4 HVXC Encoder and Decoder on Floating Point DSP (부동 소수점 DSP를 이용한 MPEG-4 HVXC 인코더 및 디코더의 실시간 구현)

  • Kang, Kyeong-ok;Na, Hoon;Hong, Jin-Woo;Jeong, Dae-Gwon
    • The Journal of the Acoustical Society of Korea
    • /
    • v.19 no.4
    • /
    • pp.37-44
    • /
    • 2000
  • In this paper, we described the real-time implementation effort of MPEG-4 audio HVXC (Harmonic Vector eXcitation Coding) algorithm for very low bitrates, which has target applications from mobile communications to Internet telephony, on current high performance floating point TMS320C6701 DSP. We adopted a hardware structure for real-time operation. In order for software optimization, we used C- and assembly-language level optimizations for time-critical functional codes. Utilizing the internal program memory of the DSP as the program cache, the internal data memory overlap technique and DMA functionality, we could get a goal of realtime operation of HVXC codec both at 2 kbit/s and at 4 kbit/s. For an encoder at 2 kbit/s, the optimization ratio to original code is about 96 %. Finally, we got the subjective quality of MOS 2.45 at 2 kbit/s from an informal quality test.

  • PDF

Implementing Design Space Exploration Simulation tool for Real-Time Reconfiguration System (실시간 재구성 시스템을 위한 설계 공간 탐색 시뮬레이션 도구 구현)

  • Ahn, Seong-Youg;Lee, Byeong-Seok;Lee, Jeong-A
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.571-572
    • /
    • 2006
  • A simulation tool for design space exploration of a real-time reconfiguration system was developed in this paper. We described an algorithm for a partial real-time reconfiguration to utilize already existing configured functional units and applied it to H.263 encoder application. This scheme allows us to find a starting configuration for the further optimization without actually building a prototype.

  • PDF

Real-Time Marine Vehicle Management System (실시간 선박관리 시스템)

  • Syan, Lim Chia;Park, Soo-Hong
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.8 no.7
    • /
    • pp.995-1002
    • /
    • 2013
  • In this paper, an effort has been made to design a Real-time Ship Management System where the status of a ship and its surrounding are constantly monitored and recorded at the base station. Proprietary system message based on overhead and checksum encapsulation has been designed to facilitate the communication. Software encoder and decoder are developed independently for each communication device attached to the system to process the proprietary system message into format by device standard. In addition, few configurations are designed to determine the method of updating the ship status message to the base station, which could be remotely chosen by the administrator.

Development of the Real-time Controller for Control Loading System in Aircraft Simulator (항공기 시뮬레이터용 조종 반력 시스템 실시간 제어기 개발)

  • Park, Joon-Ho;Kim, Tae-Kue;Park, Seung-Gyu;Yoon, Tae-Sung
    • Proceedings of the KIEE Conference
    • /
    • 2006.07d
    • /
    • pp.1846-1847
    • /
    • 2006
  • In this study, we developed the real-time controller for control loading system (CLS) of aircraft simulator. The CLS is given the forces as inputs: the exerted force by a pilot, which is determined according to the position of the control stick, and the calculated force by the host computer. And then CLS makes the pilot feel the back loading force by supplying the motor drive with the actuator signal. The developed real-time controller for CLS is organized into the five parts which are the position sensing part including a encoder, the A/D converter part for the analog load cell signal, the communication interface part to communicate with the host, the D/A converter for the actuator signal, and the CPU DSP2812 to carry out a control algorithm. We constructed the test control loading system and carried out the experiment with the developed real-time controller. The experimental results showed that the real-time controller generates the back loading forces similar to the desired back loading force graph.

  • PDF

Real-time Implementation of the AMR-WB+ Audio Coder using ARM Core(R) (ARM Core(R)를 이용한 AMR-WB+ 오디오 부호화기의 실시간 구현)

  • Won, Yang-Hee;Lee, Hyung-Il;Kang, Sang-Won
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.46 no.3
    • /
    • pp.119-124
    • /
    • 2009
  • In this paper, AMR-WB+ audio coder is implemented, in real-time, using Intel 400MHz Xscale PXA250 with 32bit RISC processor ARM9E-J(R)core. The assembly code for ARM9E-J(R)core is developed through the serial process of C code optimization, cross compile, assembly code manual optimization and adjusting the optimized code to Embedded Visual C++ platform. C code is trimmed on Visual C++ platform. Cross compile and assembly code manual optimization are performed on CodeWarrior with ARM compiler. Through these stages the code for both ARM EVM board and PDA is implemented. The average complexities of the code are 160.75MHz on encoder and 33.05MHz on decoder. In case of static link library(SLL), the required memories are 65.21Kbyte, 32.01Kbyte and 279.81Kbyte on encoder, decoder and common sources, respectively. The implemented coder is evaluated using 16 test vectors given by 3GPP to verify the bit-exactness of the coder.

A Study on Architecture of Motion Compensator for H.264/AVC Encoder (H.264/AVC부호화기용 움직임 보상기의 아키텍처 연구)

  • Kim, Won-Sam;Sonh, Seung-Il;Kang, Min-Goo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.3
    • /
    • pp.527-533
    • /
    • 2008
  • Motion compensation always produces the principal bottleneck in the real-time high quality video applications. Therefore, a fast dedicated hardware is needed to perform motion compensation in the real-time video applications. In many video encoding methods, the frames are partitioned into blocks of Pixels. In general, motion compensation predicts present block by estimating the motion from previous frame. In motion compensation, the higher pixel accuracy shows the better performance but the computing complexity is increased. In this paper, we studied an architecture of motion compensator suitable for H.264/AVC encoder that supports quarter-pixel accuracy. The designed motion compensator increases the throughput using transpose array and 3 6-tap Luma filters and efficiently reduces the memory access. The motion compensator is described in VHDL and synthesized in Xilinx ISE and verified using Modelsim_6.1i. Our motion compensator uses 36-tap filters only and performs in 640 clock-cycle per macro block. The motion compensator proposed in this paper is suitable to the areas that require the real-time video processing.

Joint Space Trajectory Planning on RTOS (실시간 운영체제에서 관절 공간 궤적 생성)

  • Yang, Gil-Jin;Choi, Byoung-Wook
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.24 no.1
    • /
    • pp.52-57
    • /
    • 2014
  • This paper presents an implementation of a smooth path planning method considering physical limits on a real time operating system for a two-wheel mobile robot. A Bezier curve is utilized to make a smooth path considering a robot's position and direction angle through the defined path. A convolution operator is used to generate the center velocity trajectory to travel the distance of the planned path while satisfying the physical limits. The joint space velocity is computed to drive the two-wheel mobile robot from the center velocity. Trajectory planning, velocity command according to the planned trajectory, and monitoring of encoder data are implemented with a multi-tasking system. And the synchronization of tasks is performed with a real-time mechanism of Event Flag. A real time system with multi-tasks is implemented and the result is compared with a non-real-time system in terms of path tracking to the designed path. The result shows the usefulness of a real-time multi-tasking system to the control system which requires real-time features.

Fast Game Encoder Based on Scene Descriptor for Gaming-on-Demand Service (주문형 게임 서비스를 위한 장면 기술자 기반 고속 게임 부호화기)

  • Jeon, Chan-Woong;Jo, Hyun-Ho;Sim, Dong-Gyu
    • Journal of Korea Multimedia Society
    • /
    • v.14 no.7
    • /
    • pp.849-857
    • /
    • 2011
  • Gaming on demand(GOD) makes people enjoy games by encoding and transmitting game screen at a server side, and decoding the video at a client side. In this paper, we propose a fast game video encoder for multiple users over network with low-powered devices. In the proposed system, the computational complexity of game encoders is reduced by using scene descriptors, which consists of an object motion vector, global motion, and scene change. With additional information from game engines, the proposed encoder does not need to perform various complexity processes such as motion estimation and ratedistortion optimization. The motion estimation and rate-distortion optimization skipped by scene descriptors. We found that the proposed method improved 192 % in terms of FPS, compared with x264 software. With partial assembly code, we also improved coding speed by 86 % in terms of FPS. We found that the proposed fast encoder could encode over 60 FPS for real-time GOD applications.

Design of High Speed Binary Arithmetic Encoder for CABAC Encoder (CABAC 부호화기를 위한 고속 이진 산술 부호화기의 설계)

  • Park, Seungyong;Jo, Hyungu;Ryoo, Kwangki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.4
    • /
    • pp.774-780
    • /
    • 2017
  • This paper proposes an efficient binary arithmetic encoder hardware architecture for CABAC encoding, which is an entropy coding method of HEVC. CABAC is an entropy coding method that is used in HEVC standard. Entropy coding removes statistical redundancy and supports a high compression ratio of images. However, the binary arithmetic encoder causes a delay in real time processing and parallel processing is difficult because of the high dependency between data. The operation of the proposed CABAC BAE hardware structure is to separate the renormalization and process the conventional iterative algorithm in parallel. The new scheme was designed as a four-stage pipeline structure that can reduce critical path optimally. The proposed CABAC BAE hardware architecture was designed with Verilog HDL and implemented in 65nm technology. Its gate count is 8.07K and maximum operating speed of 769MHz. It processes the four bin per clock cycle. Maximum processing speed increased by 26% from existing hardware architectures.

Design of a nonlinear ADC encoder to reduce the conversion errors in DBNS (DBNS 변환오차를 고려한 비선형 ADC 엔코더 설계)

  • Woo, Kyung-Haeng;Choi, Won-Ho;Kim, Jong-Soo;Choi, Jae-Ha
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.14 no.4
    • /
    • pp.249-254
    • /
    • 2013
  • A fast multiplier and ADC are essential to process the analog signals in real time. The double-base number system(DBNS) is known as an efficient method for this purpose. The DBNS uses the numbers 2 and 3 as the base numbers simultaneously. The system has an advantage of fast multiplication, less chip area, and low power consumption compared to the binary multiplier. However, the inherent errors of the log number's intrinsic tolerance in DBNS are accumulated in a FIR digital filter, so the signal-to-noise ratio(SNR) has a tendency to be degraded. In this paper, the nonlinear encoder of ADC is designed to compensate the accumulated errors of DBNS by analysing the error distributions of various filter coefficients. The new ADC does not sacrifice its own advantages because the encoder circuits are modified only. The experiments were done with an FIR filters those were designed to have -70dB of SNR in stop band. The proposed nonlinear ADC encoder could drop the SNR to -45dB in stop band, in contrast to -35dB with the linear encoder.