• Title/Summary/Keyword: pulse timing control

Search Result 38, Processing Time 0.024 seconds

A Novel Timing Control Method for Airborne SAR Motion Compensation (항공기 요동보상을 위한 SAR시스템의 타이밍 제어 기법)

  • Lee, Hyon-Ik
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.13 no.3
    • /
    • pp.453-460
    • /
    • 2010
  • For high quality image acquisition, compensating air-vehicle motion is essential for airborne SAR system. This paper describes a timing control based motion compensation method for airborne SAR system. Efficient timing control is critical for SAR system since it maintains many timing signals and timing setting for the signals should be updated frequently. This paper proposes Timing Cluster method as an efficient means for timing control of SAR system. Moreover, this paper suggests a simple and efficient method to compensate air-vehicle motion based on the Timing Cluster method. Timing Cluster method enables SAR system to control the timing in a timing noncritical way just maintaining little amount of information.

A Ka-band 10 W Power Amplifier Module utilizing Pulse Timing Control (펄스 타이밍 제어를 활용한 Ka-대역 10 W 전력증폭기 모듈)

  • Jang, Seok-Hyun;Kim, Kyeong-Hak;Kwon, Tae-Min;Kim, Dong-Wook
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.46 no.12
    • /
    • pp.14-21
    • /
    • 2009
  • In this paper, a Ka-band 10 W power amplifier module with seven power MMIC bare dies is designed and fabricated using MIC technology which combines multiple MMIC chips on a thin film substrate. Modified Wilkinson power dividers/combiners and CBFGCPW-Microstrip transitions for suppressing resonance and reducing connection loss are utilized for high-gain and high-power millimeter wave modules. A new TTL pulse timing control scheme is proposed to improve output power degradation due to large bypass capacitors in the gate bias circuit. Pulse-mode operation time is extended more than 200 nsec and output power increase of 0.62 W is achieved by applying the proposed scheme to the Ka-band 10 W power amplifier module operating in the pulsed condition of 10 kHz and $5\;{\mu}sec$. The implemented power amplifier module shows a power gain of 59.5 dB and an output power of 11.89 W.

Engine Ignition Timing Control Circuit Using Microcomputer (마이크로 컴퓨터를 이용(利用)한 엔진점화시기(點火時期) 제어회로(制御回路))

  • Min, Y.B.;Lee, K.M.
    • Journal of Biosystems Engineering
    • /
    • v.12 no.1
    • /
    • pp.45-52
    • /
    • 1987
  • In order to improve the thermal efficiency of an internal combustion engine, various ignition timing control systems were examined and the best one was chosen. The parts used for the systems were a microcomputer system with DAS, 8 bit output port (D-FLIP FLOP), three types of isolation circuit, two types of ignition timing pulse generator, three types of switching circuit and two types of high voltage ignition circuit. Most systems did not operate well due to the effects of electromagnetic waves and surge currents occurring when the ignition began or ended with resulting high voltage. The best ignition timing control system was found to be the combination of (microcomputer system)-(ignition timing pulse generator using step motor position control pick-up)-(switching circuit using TR logic)-(high voltage ignition circuit using CDI).

  • PDF

A STUDY ON SOLUTION AGAINST CORE SATURATION INSTABILITY AT AN HVDC CONVERTER

  • Yang Byeong-Mo;Kim Chan-Ki
    • Proceedings of the KIPE Conference
    • /
    • 2001.10a
    • /
    • pp.591-599
    • /
    • 2001
  • The paper identifies a severe form of core saturation instability in an DC/AC interaction system. It then seeks solutions to the problem by HVDC control means. This is achieved by a proper design of the Voltage Dependent Current Order Limiter (VDCOL), the Current Regulator and Timing Pulse generator. Supplementary control loops have also been introduced to result in a satisfactory performance as compared to that obtained one with the use of uncharacteristic harmonic filter on the AC side. Robustness of all the options has been demonstrated through recovery performance of the DC link in response to both I-phase and 3-phase 5 cycle faults on both rectifier and inverter commutating buses.

  • PDF

A Study on Solution against Core Saturation Instability at HVDC Converter

  • Yang, Byeong-Mo;Kim, Chan-Ki;Koh, Bong-Eun;Moon, Young-Hyun
    • Journal of Power Electronics
    • /
    • v.2 no.4
    • /
    • pp.297-304
    • /
    • 2002
  • The paper identifies a severe form of core saturation instability in a DC/AC interaction system. It then seeks solutions to the problem by HVDC control means. This is achieved by a proper design of the Voltage Dependent Current Order Limiter (VDCOL), the Current Regulate. and Timing Pulse generator. Supplementary control loops have also been introduced to result in a satisfactory performance as compared to that obtained one with the use of uncharacteristic harmonic filter on the AC side. All the options have been demonstrated through recovery performance of the DC link in response to both 1-phase and 3-phase 5 cycle faults on both rectifier and inverter commutating buses.

Development of the Experimental Driving System with PLD for PDPs (PLD를 사용한 PDP용 구동실험장치의 개발)

  • Son, Hyeon-Sung;Lim, Chan-Ho;Ryeom, Jeong-Duk
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.18 no.3
    • /
    • pp.48-54
    • /
    • 2004
  • We have developed a new experimental driving system in order to make an easier drive experiment of PDP. By using the system, we can design and simulate the timing of the pulse in computer environment. As a result of the designed timing, we are able to program at PLD(Programmable Logic Device) and control high-voltage FET switches. The new system can reduce the time of the pulse compared with the previous logic gate ICs that realizes switching logic through hardware. In addition, it is a much easier way of changing the timing of the pulse due to the change of the driving method. By using the developed driving system we experimented on two different things- First, the realization of ADS Driving Method that run commonly; Second, gray scale realization on the three electrodes AC PDP.

Engine Performance and Combustion Characteristics on The Variation of Injection Characteristics in Diesel Engine with Common Rail System (디젤엔진에서 Common-rail 시스템의 분사방법에 따른 기관성능 및 연소특성에 관한 실험적 연구)

  • 백두성;오상기;한영출
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.11 no.4
    • /
    • pp.52-57
    • /
    • 2003
  • Common rail injection system is flexible in injection timing, injection duration and pressure in engine. Many researches have reported on the merits in the application of common rail systems. This research investigated on characteristics and performance for single cylinder diesel engine with a common .ail injection system by varying major parameters such as injection timing, injection duration and common rail pressure. The injection timing and injection duration were controlled by electronic pulse generated. and common rail pressure were controlled by PCV driver. The 498cc single cylinder diesel engine was used in this experiment. All data for combustion pressure, injection timing and injection duration were recorded by Labview. Furthermore, this test was focused on how to optimize injection conditions.

압력제어솔레노이드밸브를 이용한 직접구동 방식의 유압회로에 의한 자동변속기의 변속품질 향상에 관한 연구

  • 김정관;한명철
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 1995.10a
    • /
    • pp.505-508
    • /
    • 1995
  • This paper suggests new hydraulic circuit to control the pressure of clutches and brakes which has several advantages than conventional hydraulic circuit in automatic transmissions. In conventional hydraulic circuit, the pressures of all friction elements are controlled by only one pressure control valve and accumlators. So, controllable range is limited and it is unable to control the friction elements independently. Therefore, we can not do the fine control of timing between apply clutch and release clutch which is needed in clutch-to clutch shifting automatic transmissions. To overcome these faults, we designed the direct-acting hydraulic circuit where one pressure control valve and pressure control solenoid valve are allocated to each friction element and control that independently. Through this structural improvement of hydraulic circuit, we can achieve elaborate aontrol to clutch pressure. Specially, We can control the timing between apply clutch and release clutch delicately which is needed in clutch-to-clutch shifting.

  • PDF

압력제어솔레노이드밸브를 이용한 직접구동 방식의 유압회로에 의한 자동변속기의 변속품질 향상에 관한 연구

  • 김정관;한명철
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 1995.10a
    • /
    • pp.577-580
    • /
    • 1995
  • This paper suggests direct-acting hydraulic circuit to control clutches and brakes in automatic transmission. As only one pressure control valve controls the pressure of several friction elements with accumulators in conventional hydraulic circuit, the controllable range is limited. In addition, it is difficult to control the fine timing between apply clutch and release clutch. So, we designed new method to control the pressure of clutch which uses ressure control valve and pressure control solenoid valve independently in each friction element. through this structure improvement of hydraulic circuit, we can control the pressure of clutches and brakes finely and fine timing of between apply clutch and release clutch.

  • PDF

The Discharge Control Scheme of Plasma Display Device (플라즈마 디스플레이의 방전제어 기술)

  • 염정덕
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2000.11a
    • /
    • pp.30-34
    • /
    • 2000
  • This study minimized the address pulse width for plasma display by analysis of address discharge condition for high speed driving using the ADS driving scheme. As a result, addressing pulse width of 1$mutextrm{s}$ has been realized and luminance of 560cd/$m^2$ can be obtained from the area of 256X160 pixels. And a new AWD scheme is proposed. We accomplished 9.1-inch-diagonal color image with the scan timing of HDTV class PDP, display duty 96.8%.

  • PDF