• Journal of Advanced Navigation Technology
• /
• v.20 no.6
• /
• pp.631-637
• /
• 2016

Quantum cellular automata (QCA) are one of the alternative technologies that can overcome the limits of complementary metal-oxide-semiconductor (CMOS) scaling. It consists of nano-scale cells and demands very low power consumption. Various circuits on QCA have been researched until these days, and in the middle of the researches, exclusive-OR (XOR) gates are used as error detection and recover. Typical XOR logic gates have a lack of scalable, many clock zones and crossover designs so that they are difficult to implement. In order to overcome these disadvantages, this paper proposes XOR design using majority gate reduced clock zone. The proposed design is compared and analysed to previous designs and is verified the performance.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2002.07a
• /
• pp.67-73
• /
• 2002

The development of high performance HTS wire is a key factor for various electrical applications of coils and cables. The purpose of this paper is to review and consider the main manufacturing technologies of HTS wire and its current status. A lot of efforts have been focused on the optimization of PIT parameters for Bi-2223/Ag wire. According to this, long Bi-2223 wires having Ic of 130 A were recently produced and their mass production has been underway in US. The current status performance of Bi-2223 wire is supposed to be used in power transmission cable because of its lower self-field property. Y-123 second generation conductor is extensively being developed throughout the world and many fabrication processes are competed with each other. 30 m-long Y-123 wire with Ic of 0.8 MA/$\textrm{cm}^2$ was recently fabricated using IBAD and PLD techniques in Japan. This result offers promise of scalable processing of practical multi-layer coated conductor.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.10 no.3
• /
• pp.1362-1376
• /
• 2016

A cloud computing system can be characterized by the provision of resources in the form of services to third parties on a leased, usage-based basis, as well as the private infrastructures maintained and utilized by individual organizations. To attain the desired reliability and energy efficiency in a cloud data center, trade-offs need to be carried out between system performance and power consumption. Resolving these conflicting goals is often the major challenge encountered in the design of optimization strategies for cloud data centers. The work presented in this paper is directed towards the development of an Energy-efficient and Performance-aware Cloud System equipped with strategies for dynamic switching of optimization approach. Moreover, a platform is also provided for the deployment of a Wind Farm CMS (Condition Monitoring System) which allows ubiquitous access. Due to the geographically-dispersed nature of wind farms, the CMS can take advantage of the cloud's highly scalable architecture in order to keep a reliable and efficient operation capable of handling multiple simultaneous users and huge amount of monitoring data. Using the proposed cloud architecture, a Wind Farm CMS is deployed in a virtual platform to monitor and evaluate the aging conditions of the turbine's major components in concurrent, yet isolated working environments.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.40 no.12
• /
• pp.80-86
• /
• 2003

Elliptic curve cryptosystem(ECC) offers the highest security per bit among the known publick key system. The benefit of smaller key size makes ECC particularly attractive for embedded applications since its implementation requires less memory and processing power. In this paper, we propose a new multiplier structure with configurable output sizes and operation cycles. The number of output bits can be freely chosen in the new architecture with the performance-area trade-off depending on the application. Using the architecture, a 193-bit normal basis multiplier and inversion unit are designed in GF(2$^{m}$ ). It is implemented using HDL and 0.35${\mu}{\textrm}{m}$ CMOS technology and the operation is verified by simulation.

• Smart Structures and Systems
• /
• v.5 no.4
• /
• pp.415-426
• /
• 2009

This study focuses on the concept of multi-scale wireless sensor networks for damage detection in civil infrastructure systems by first over viewing the general network philosophy and attributes in the areas of data acquisition, data reduction, assessment and decision making. The data acquisition aspect includes a scalable wireless sensor network acquiring acceleration and strain data, triggered using a Restricted Input Network Activation scheme (RINAS) that extends network lifetime and reduces the size of the requisite undamaged reference pool. Major emphasis is given in this study to data reduction and assessment aspects that enable a decentralized approach operating within the hardware and power constraints of wireless sensor networks to avoid issues associated with packet loss, synchronization and latency. After over viewing various models for data reduction, the concept of a data-driven Bivariate Regressive Adaptive INdex (BRAIN) for damage detection is presented. Subsequent examples using experimental and simulated data verify two major hypotheses related to the BRAIN concept: (i) data-driven damage metrics are more robust and reliable than their counterparts and (ii) the use of heterogeneous sensing enhances overall detection capability of such data-driven damage metrics.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.21 no.5
• /
• pp.402-410
• /
• 2008

Single-walled carbon nanotubes (SWCNTs) were currently produced together with some contaminants such as a metallic catalyst, amorphous carbon, and graphitic nanoparticles, which should be sometimes purified for their applications. This study aimed to develop efficient, scalable purification processes but less harmful to SWCNTs. We designed three-step purification processes: acidic treatment, surface functionalization and soxhlet extraction, and heat treatment. During the soxhlet extraction using tetrahydrofuran, specifically, carbon impurities could be easily expelled through a glass thimble filter without any significant loss of CNTs. Finally, SWCNTs were left as a bulky paper on the filter through membrane filtration. Vertically aligned SWCNTs on one side of bulky paper were well developed in a speparation from the filter paper, which were formed by being sucked through the filter pores during the pressurized filtration. The bucky paper showed a very high peak current density of field emission up to $200\;mA/cm^2$ and uniform field emission images on phosphor, which seems very promising to be applied to vacuum microelectronics such as microwave power amplifiers and x-ray sources.

• Journal of Information Processing Systems
• /
• v.7 no.4
• /
• pp.581-594
• /
• 2011

Due to the recent advancement of networking and high-performance computing technologies, scientists can easily access large-scale data captured by scientific measurement devices through a network, and use huge computational power harnessed on the Internet for their analyses of scientific data. However, visualization technology, which plays a role of great importance for scientists to intuitively understand the analysis results of such scientific data, is not fully utilized so that it can seamlessly benefit from recent high-performance and networking technologies. One of such visualization technologies is SAGE (Scalable Adaptive Graphics Environment), which allows people to build an arbitrarily sized tiled display wall and is expected to be applied to scientific research. In this paper, we present a multi-application controller for SAGE, which we have developed, in the hope that it will help scientists efficiently perform scientific research requiring high-performance computing and visualization. The evaluation in this paper indicates that the efficiency of completing a comparison task among multiple data is increased by our system.

• Journal of the Korean Applied Science and Technology
• /
• v.40 no.4
• /
• pp.913-923
• /
• 2023

In this study, a triboelectric nanogenerator was fabricated using the composite of teflon-based polymer and graphene flower, which are stable in air and have relatively high electronegativity. The composite was used to fabricate an electronegative layer of a nanogenerator using a spin-coating method. For the electropositive layer, a zinc oxide film was prepared using a sol-gel method. The fabricated triboelectric nanogenerator produced a maximum power of about 44 ㎼. In conclusion, since all the active layers of the triboelectric nanogenerator was made by the solution process, it is scalable to a large area.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.08a
• /
• pp.108-109
• /
• 2012

This talk will begin with the demonstration of facile synthesis of silicon nanostructures using the magnesiothermic reduction on silica nanostructures prepared via self-assembly, which will be followed by the characterization results of their performance for energy storage. This talk will also report the fabrication and characterization of highly porous, stretchable, and conductive polymer nanocomposites embedded with carbon nanotubes (CNTs) for application in flexible lithium-ion batteries. It will be presented that the porous CNT-embedded PDMS nanocomposites are capable of good electrochemical performance with mechanical flexibility, suggesting these nanocomposites could be outstanding anode candidates for use in flexible lithium-ion batteries. Directed self-assembly (DSA) of block copolymers (BCPs) can generate uniform and periodic patterns within guiding templates, and has been one of the promising nanofabrication methodologies for resolving the resolution limit of optical lithography. BCP self-assembly processing is scalable and of low cost, and is well-suited for integration with existing semiconductor manufacturing techniques. This talk will introduce recent research results (of my research group) on the self-assembly of Si-containing block copolymers for the achievement of sub-10 nm resolution, fast pattern generation, transfer-printing capability onto nonplanar substrates, and device applications for nonvolatile memories. An extraordinarily facile nanofabrication approach that enables sub-10 nm resolutions through the synergic combination of nanotransfer printing (nTP) and DSA of block copolymers is also introduced. This simple printing method can be applied on oxides, metals, polymers, and non-planar substrates without pretreatments. This talk will also report the direct formation of ordered memristor nanostructures on metal and graphene electrodes by the self-assembly of Si-containing BCPs. This approach offers a practical pathway to fabricate high-density resistive memory devices without using high-cost lithography and pattern-transfer processes. Finally, this talk will present a novel approach that can relieve the power consumption issue of phase-change memories by incorporating a thin $SiO_x$ layer formed by BCP self-assembly, which locally blocks the contact between a heater electrode and a phase-change material and reduces the phase-change volume. The writing current decreases by 5 times (corresponding to a power reduction of 1/20) as the occupying area fraction of $SiO_x$ nanostructures varies.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.11
• /
• pp.35-43
• /
• 2008

A new effective parallel decoding method has been developed for context-based adaptive variable length codes. In this paper, several new design ideas have been devised for scalable parallel processing, less area, and less power. First, simplified logical operations instead of memory look-ups are used for fast low power operations. Second the codes are grouped based on their lengths for efficient logical operation. Third, up to M bits of input are simultaneously analyzed. For comparison, we have designed the logical operation based parallel decoder for M=8 and a typical conventional method based decoder. High speed parallel decoding is possible with our method. For similar decoding rates (1.57codes/cycle for M=8), our new approach uses 46% less area than the typical conventional method.