• Title/Summary/Keyword: power matching

Search Result 754, Processing Time 0.025 seconds

A Transformer-Matched Millimeter-Wave CMOS Power Amplifier

  • Park, Seungwon;Jeon, Sanggeun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.5
    • /
    • pp.687-694
    • /
    • 2016
  • A differential power amplifier operating at millimeter-wave frequencies is demonstrated using a 65-nm CMOS technology. All of the input, output, and inter-stage network are implemented by transformers only, enabling impedance matching with low loss and a wide bandwidth. The millimeter-wave power amplifier exhibits measured small-signal gain exceeding 12.6 dB over a 3-dB bandwidth from 45 to 56 GHz. The output power and PAE are 13 dBm and 11.7%, respectively at 50 GHz.

Improved RPV(reactive-power-variation) anti-islanding method for grid-connected three-phase PVPCS (3상 계통연계형 태양광 PCS의 단독운전검출을 위한 개선된 무효전력변동기법)

  • Lee, K.O.;Jung, Y.S.;So, J.H.;Yu, B.G.;Yu, G.J.;Choi, J.Y.;Choy, I.
    • Proceedings of the KIEE Conference
    • /
    • 2006.07b
    • /
    • pp.1159-1160
    • /
    • 2006
  • As the grid-connected photovoltaic power conditioning systems (PVPCS) are installed in many residential areas, this has raised potential problems of network protection on electrical power system. One of the numerous problems is an Island phenomenon. There has been an argument that because the probability of islanding is extremely low it may be a non-issue in practice. However, there are three counter-arguments: First, the low probability of islanding is based on the assumption of 100% power matching between the PVPCS and the islanded local loads. In fact, an island can be easily formed even without 100% power matching (the power mismatch could be up to 30% if only traditional protections are used, e.g. under/over voltage/frequency). The 30% power-mismatch condition will drastically increase the islanding probability. Second, even with a larger power mismatch, the time for voltage or frequency to deviate sufficient to cause a trip, plus the time required to execute the trip (particularly if conventional switchgear is required to operate), can easily be greater than the typical re-close time on the distribution circuit. And, third, the low-probability argument is based on the study of PVPCS. Especially, if the output power of PVPCS equals to power consumption of local loads, it is very difficult for the PVPCS to sustain the voltage and frequency in an island. Unintentional islanding of PVPCS may result in power-quality issues, interference to grid-protection devices, equipment damage, and even personnel safety hazards. So the verification of anti-islanding performance is strongly needed. In this paper, the authors propose the improved RPV method through considering power quality and anti-islanding capacity of grid-connected three-phase PVPCS in IEEE Std 1547 ("Standard for Interconnecting Distributed Resources to Electric Power Systems"). And the simulation and experimental results are verified.

  • PDF

A Design of Dual Band LNA for RFID reader Using Tunable Matching Circuit (Tunable 매칭 회로를 적용한 RFID 리더용 Dual Band LNA 설계)

  • Oh, Jae-Wook;Lim, Tae-Seo;Choi, Jin-Kyu;Kim, Hyeong-Seok
    • 한국정보통신설비학회:학술대회논문집
    • /
    • 2007.08a
    • /
    • pp.3-6
    • /
    • 2007
  • In this paper, a hybrid dual band LNA(Low Noise Amplifier) with a tunable matching circuit using varactor is designed for 433MHz and 912MHz RFID reader. The operating frequency is controlled by the bias voltage applied to the varactor. The measured results demonstrate that S21 parameter is 16.01dB and 10.72dB at 433MHz and 912MHz, respectively with a power consumption of 19.36mW. The S11 are -11.88dB and -3.31dB, the S22 are -11.18dB and -15.02dB at the same frequencies. The measured NF (Noise Figure) is 15.96dB and 7.21dB at 433MHz and 912MHz, respectively. The NF had poorer performance than the simulation results. The reason for this discrepancy was thought that the input matching is not performed exactly and a varactor in the input matching circuit degrades the NF characteristics.

  • PDF

Impedance Matching of Electrically Small Antenna with Ni-Zn Ferrite Film

  • Lee, Jaejin;Hong, Yang-Ki;Lee, Woncheol;Park, Jihoon
    • Journal of Magnetics
    • /
    • v.18 no.4
    • /
    • pp.428-431
    • /
    • 2013
  • We demonstrate that a partial loading of $Ni_{0.5}Zn_{0.5}Fe_2O_4$ (Ni-Zn ferrite) film remarkably improves impedance matching of electrically small $Ba_3Co_2Fe_{24}O_{41}$ ($Co_2Z$) hexaferrite antenna. A 3 ${\mu}m$ thick Ni-Zn ferrite film was deposited on a silicon wafer by the electrophoresis deposition process and post-annealed at $400^{\circ}C$. The fabricated Ni-Zn ferrite film has saturation magnetization of $268emu/cm^3$ and coercivity of 89 Oe. A partial loading of the Ni-Zn ferrite film on the $Co_2Z$ hexaferrite helical antenna increases antenna return loss to 24.7 dB from 9.0 dB of the $Co_2Z$ antenna. Experimental results show that impedance matching and maximum input power transmission to the antenna without additional matching elements can be realized, while keeping almost the same size as the $Co_2Z$ antenna size.

Design Analysis of Impedance Matching Circuit by Phasor Plot (페이저도에 의한 임피던스 정합회로 설계 해석)

  • Weon, La-Kyoung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.26 no.11
    • /
    • pp.1686-1696
    • /
    • 2022
  • The impedance matching circuit design technique based on the phasor plot introduced in this paper is based on the impedance triangle of electric circuit. It is a technique that designs through the construction of a phasor figure using the values given to the matching circuit design. The design pattern is based on L-type, inverted L-type, T-type, and 𝜋-type, and unknown reactance elements are determined through phasor shapes. In this paper, using a design by phasor plot, we design several cases, such as the case where the input and output ports are pure resistance and have reactance. It was confirmed that the design value was verified by serial-parallel equivalent conversion to achieve matching. This design technique can immediately grasp the phase or size of input/output power, so it is expected to be applied mainly in a low frequency band due to rapid design change and application.

Coalitonal Game Theoretic Power Control for Delay-Constrained Wireless Sensor Networks (지연제약 무선 센서 네트워크를 위한 협력게임 기법에 기반한 전송 파워 제어 기법)

  • Byun, Sang-Seon
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.107-110
    • /
    • 2015
  • In this paper, we propose a coalitonal game theoritic approach to the power control problem in resource-constrained wireless sensor networks, where the objective is to enhance power efficiency of individual sensors while providing the QoS requirements. We model this problem as two-sided one-to-one matching game and deploly deferred acceptance procedure that produces a single matching in the core. Furthermore, we show that, by applying the procedure repeatedly, a certain stable state is achieved where no sensor can anticipate improvements in their power efficiency as far as all of them are subject to their own QoS constraints. We evaluate our proposal by comparing them with cluster-based and the local optimal solution obtained by maximizing the total system energy efficiency, where the objective function is non-convex.

  • PDF

Method Based on Sparse Signal Decomposition for Harmonic and Inter-harmonic Analysis of Power System

  • Chen, Lei;Zheng, Dezhong;Chen, Shuang;Han, Baoru
    • Journal of Electrical Engineering and Technology
    • /
    • v.12 no.2
    • /
    • pp.559-568
    • /
    • 2017
  • Harmonic/inter-harmonic detection and analysis is an important issue in power system signal processing. This paper proposes a fast algorithm based on matching pursuit (MP) sparse signal decomposition, which can be employed to extract the harmonic or inter-harmonic components of a distorted electric voltage/current signal. In the MP iterations, the method extracts harmonic/inter-harmonic components in order according to the spectrum peak. The Fast Fourier Transform (FFT) and nonlinear optimization techniques are used in the decomposition to realize fast and accurate estimation of the parameters. First, the frequency estimation value corresponding to the maxim spectrum peak in the present residual is obtained, and the phase corresponding to this frequency is searched in discrete sinusoids dictionary. Then the frequency and phase estimations are taken as initial values of the unknown parameters for Nelder-Mead to acquire the optimized parameters. Finally, the duration time of the disturbance is determined by comparing the inner products, and the amplitude is achieved according to the matching expression of the harmonic or inter-harmonic. Simulations and actual signal tests are performed to illustrate the effectiveness and feasibility of the proposed method.

Multi-match Packet Classification Scheme Combining TCAM with an Algorithmic Approach

  • Lim, Hysook;Lee, Nara;Lee, Jungwon
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.6 no.1
    • /
    • pp.27-38
    • /
    • 2017
  • Packet classification is one of the essential functionalities of Internet routers in providing quality of service. Since the arrival rate of input packets can be tens-of-millions per second, wire-speed packet classification has become one of the most challenging tasks. While traditional packet classification only reports a single matching result, new network applications require multiple matching results. Ternary content-addressable memory (TCAM) has been adopted to solve the multi-match classification problem due to its ability to perform fast parallel matching. However, TCAM has a fundamental issue: high power dissipation. Since TCAM is designed for a single match, the applicability of TCAM to multi-match classification is limited. In this paper, we propose a cost- and energy-efficient multi-match classification architecture that combines TCAM with a tuple space search algorithm. The proposed solution uses two small TCAM modules and requires a single-cycle TCAM lookup, two SRAM accesses, and several Bloom filter query cycles for multi-match classifications.

Impedance Matching Based Control for the Resonance Damping of Microgrids with Multiple Grid Connected Converters

  • Tan, Shulong;Geng, Hua;Yang, Geng
    • Journal of Power Electronics
    • /
    • v.16 no.6
    • /
    • pp.2338-2349
    • /
    • 2016
  • This paper presents an impedance-matching-based control scheme for the harmonic resonance damping of multiple grid-connected-converters (GCCs) with LCL filters. As indicated in this paper, harmonic resonance occurs if a GCC possesses an output impedance that is not matched with the rest of the network in some specific frequency bands. It is also revealed that the resonance frequency is associated with the number of GCCs, the grid impedance and even the capacitive loads. By controlling the grid-side current instead of the converter-side current, the critical LCL filter is restricted as an internal component. Thus, the closed-loop output impedance of the GCC within the filter can be configured. The proposed scheme actively regulates the output impedance of the GCC to match the impedance of the external network, based on the detected resonance frequency. As a result, the resonance risk of multiple GCCs can be avoided, which is beneficial for the plug-and-play property of the GCCs in microgrids. Simulation and experimental results validate the effectiveness of the proposed method.

High Efficiency GaN HEMT Power Amplifier Using Harmonic Matching Technique (고조파 정합 기법을 이용한 고효율 GaN HEMT 전력 증폭기)

  • Jin, Tae-Hoon;Kwon, Tae-Yeop;Jeong, Jinho
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.25 no.1
    • /
    • pp.53-61
    • /
    • 2014
  • In this paper, we present the design, fabrication and measurement of high efficiency GaN HEMT power amplifier using harmonic matching technique. In order to achieve high efficiency, harmonic load-pull simulation is performed, that is, the optimum load impedances are determined at $2^{nd}$ and $3^{rd}$ harmonic frequencies as well as at the fundamental. Then, the output matching circuit is designed based on harmonic load-pull simulation. The measurement of the fabricated power amplifier shows the linear gain of 20 dB and $P_{1dB}$(1 dB gain compression point) of 33.7 dBm at 1.85 GHz. The maximum power added efficiency(PAE) of 80.9 % is achieved at the output power of 38.6 dBm, which belongs to best efficiency performance among the reported high efficiency power amplifiers. For W-CDMA input signal, the power amplifier shows a PAE of 27.8 % at the average output power of 28.4 dBm, where an ACLR (Adjacent Channel Leakage Ratio) is measured to be -38.8 dBc. Digital predistortion using polynomial fitting was implemented to linearize the power amplifiers, which allowed about 6.2 dB improvement of an ACLR performance.