• 반도체디스플레이기술학회지
• /
• 제3권1호
• /
• pp.35-39
• /
• 2004

Statistical design of experiments was successfully employed to investigate the effect of alternating magnetic field on activation of polycrystalline Si (p-Si) doped as n-type using $\textrm{PH}_3$, by full factorial design of three factors with two levels. In this design, the input variables are graphite size, alternating current, and activation time. The output parameter, sheet resistance, is analyzed in terms of the primary effects and multi-factor interactions. Notably, the three-factor interaction is calculated to be a dominant interaction. The interaction between graphite size and activation time and the main effect of current are important effects compared to the other variables and relevant interactions. Alternating magnetic flux activation is proved a significantly beneficial processing technique.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2006년도 6th International Meeting on Information Display
• /
• pp.505-508
• /
• 2006

Self-heating induced device degradation and its width/length (W/L) dimension dependence were studied in p-type polycrystalline silicon (poly-Si) thin film transistors (TFTs). Negative channel conductance was observed under high power region of output curve, which was mainly caused by hole trapping into gate oxide and also by trap state generation by self-heating effect. Self-heating effect became aggravated as W/L ratio was increased, which was understood by the differences in heat dissipation capability. By reducing applied power density normalized to TFT area, self-heating induced degradation could be reduced.

• 전자공학회논문지 IE
• /
• 제43권2호
• /
• pp.11-15
• /
• 2006

FPD (flat panel display)의 능동구동 (active matrix) 방식의 플렉시블 디스플레이를 위해 PES의 플라스틱 기판위에 극저온 다결정 실리콘 박막 트랜지스터를 제작하였다. 상온에서도 박막의 증착이 가능한 RF 마크네트론 스퍼터링과 양질의 다결정 실리콘 박막을 얻을 수 있다고 알려진 XeCl 엑시머 레이져 열처리를 이용하였으며 모든 공정이 150$^{\circ}C$ 이하의 극저온에서 이루어졌다. 플라스틱 기판에 형성한 실리콘 박막 트랜지스터는 344 $mJ/cm^2$ 의 에너지 밀도에서 결정화 하였을 때 이동도 63.64$cm^2/V$ 로 기판에 회로를 집적할 수 있기에 충분한 특성을 얻을 수 있었다.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.I
• /
• pp.297-300
• /
• 2005

The characteristics of polycrystalline silicon thin-film transistors (poly-Si TFTs) fabricated using sputter deposited amorphous silicon (a-Si) precursor films are investigated. The a-Si films were deposited on flexible polymer substrates using argon-helium mixture gases to minimize the argon incorporation into the film. The precursor films were then laser annealed by using a XeCl excimer laser and a four-mask-processed poly-Si TFT was fabricated with fully self-aligned top gate structure. The fabricated pMOS TFT showed field-effect mobility of $32.4cm^2/V{\cdot}s$ and on/off ratio of $10^6$.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1993년도 하계학술대회 논문집 B
• /
• pp.1292-1294
• /
• 1993

This paper proposes a new structure of polycrystalline silicon(poly-Si) thin film transistor(TFT) having a thick gate-oxide below the gate edge. The new structure is fabricated by the gate re-oxidation in wet ambient. It is shown that the thick gate-oxide below the gate edge is effective in reducing the leakage current and the gate-drain overlap capacitance. We have simulated this device by using the SSUPREM4 process simulator and the SPISCES-2B device simulator. As a simulation result it is found that the new structure provides a low tentage current less than 0.2 pA and achieves a on/off ratio as high as $5{\times}10^7$.

• 한국전기전자재료학회논문지
• /
• 제24권6호
• /
• pp.433-439
• /
• 2011

Poly Si TFTs (poly silicon thin film transistors) with p channel those are annealed HT (high temperature) with gate poly crystalline silicon and LT (low temperature) with metal gate electrode were fabricated on quartz substrate using the analyzed data and compared according to the activated grade silicon thin films and the size of device channel. The electrical characteristics of HT poly-Si TFTs increased those are the on current, electron mobility and decrease threshold voltage by the quality of particles of active thin films annealed at high temperature. But the on/off current ratio reduced by increase of the off current depend on the hot carrier applied to high gate voltage. Even though the size of the particles annealed at low temperature are bigger than HT poly-Si TFTs due to defect in the activated grade poly crystal silicon and the grain boundary, the characteristics of LT poly-Si TFTs were investigated deterioration phenomena those are decrease the electric off current, electron mobility and increase threshold voltage. The results of transconductance show that slope depend on the quality of particles and the amplitude depend on the size of the active silicon particles.

• 대한기계학회논문집B
• /
• 제36권10호
• /
• pp.1019-1023
• /
• 2012

본 연구에서는 새로운 알루미늄 유도 결정화 공정을 제안하였다. 알루미늄 박막에 직접 3 A의 정전류를 인가하여 $1cm{\times}1cm$ 넓이의 두께 200 nm 비정질 실리콘 박막을 수십 초 내에 결정화하는 방법이다. 결정화된 다결정 실리콘 박막은 520 $cm^{-1}$ 에서의 라만 분광 피크를 통해 확인할 수 있었다. 공정 후, 알루미늄이 식각된 다결정 실리콘 박막은 다공성 구조임을 SEM 을 통하여 확인할 수 있었다. 또 한, 이차이온질량분석(secondary ion mass spectroscopy)에서 알루미늄 농도가 $10^{21}cm^{-3}$으로 헤비 도핑된 것을 확인 할 수 있었으며, 실시간으로 측정된 열화상 카메라의 결과를 통해 결정화는 820 K 근처에서 일어나는 것을 확인할 수 있었다.

• 대한기계학회:학술대회논문집
• /
• 대한기계학회 2007년도 춘계학술대회A
• /
• pp.1455-1458
• /
• 2007

In this research, a polycrystalline silicon (poly-Si) film layer for micro thermoelectric generator (TEG) was fabricated. The fabrication process of the thermoelectric poly-Si film layer is explained. The P-type and N-type poly-Si films were fabricated on a tetra ethoxy silane (TEOS) layer with a supporting Si wafer. Seebeck coefficient and electrical conductivity were measured, including the transport properties such as the hall coefficient, hall mobility and carrier concentration. The design parameters for a rapid thermal process (RTP) were decided based on the experimental results. The measured power factors of the P-type and N-type were $21.2\;{\mu}Wm^{-1}K^{-2}$ and $26.7\;{\mu}Wm^{-1}K^{-2}$, respectively.

• 전자공학회논문지D
• /
• 제35D권12호
• /
• pp.53-58
• /
• 1998

다결정 실리콘 박막 트랜지스터를 이용한 회로의 성능 향상을 위하여 새로운 구조의 4-terminal buried channel poly-Si TFT(BCTFT)를 설계하고 제작하였다. BCTFT는 moderate 도핑이 된 buried channel을 이용하므로 기존의 다결정 실리콘 TFT보다 ON-전류와 전계 효과 이동도가 n-형과 p-형 소자 각각 5배와 10배 향상되었다. BCTFT는 moderate 도핑된 buried 채널과 counter 도핑된 body 사이의 junction 공핍에 의하여 캐리어의 이동이 억제 되므로 OFF-전류가 증가하지 않았다.

• 한국재료학회지
• /
• 제1권3호
• /
• pp.125-131
• /
• 1991

pMOS소자의 $p^{+}$게이트 전극으로 다결정실리콘과 비정질실리콘을 사용하여 고온의 열처리 공정에 따른 붕소이온의 침투현상을 high frequency C-V plot, Constant Current Stress Test(CCST), Secondary Ion Mass Spectroscopy(SIMS) 및 Transmission Electron Microscopy(TEM)를 이용하여 비교하였다. C-V plot분석 결과 비정질실리콘 게이트가 다결정실리콘 게이트에 비해 flatband전압의 변화가 작게 나타났으며, 게이트 산화막의 절연파괴 전하밀도에서는 60~80% 정도 향상된 값을 나타내었다. 비정질실리콘 게이트는 증착시 비정질로 형성되는 구조로 인한 얇은 이온주입 깊이와 열처리 공정시 다결정실리콘에 비교하여 크게 성장하는 입자 크기 때문에 붕소이온의 침투 경로가 되는 grain boundary를 감소시켜 붕소이온 확산을 억제한 것으로 생각된다. Electron trapping rate와 flatband 전압 변화와의 관계에 대하여 고찰하였다.