• 한국군사과학기술학회지
• /
• 제3권2호
• /
• pp.81-87
• /
• 2000

This paper presents an application of forced oscillation technique to measure pitch dynamic stability derivatives of a missile model in the low speed wind tunnel. The missile model is oscillated by D.C. electric servomotor with constant amplitudes and frequencies. Phase shift is determined as the difference of peak values between input and output signals from the dynamic stability balance installed at the center of gravity of the model. Stability derivatives were calculated by using phase shifts, amplitudes, forcing moments and input frequencies. Test results show the proper usage of the force oscillation technique with good damping effects.

• 한국광학회지
• /
• 제18권5호
• /
• pp.303-308
• /
• 2007

디지털 홀로그래피 현미경을 이용하여 반도체 공정에 사용되는 위상차 포토마스크의 결함을 측정하였다. 이러한 위상차 포토마스크는 위상차를 이용하여 반도체 문양을 만들기 때문에 일반 현미경으로는 패턴을 알 수 없을 뿐 아니라 위상마스크의 결함은 더욱더 찾기 어렵다. 디지털 홀로그래피 현미경을 이용하면 한 장의 홀로그램을 이용하여 위상차 포토마스크의 3차원 구조와 결함을 동시에 측정할 수 있다.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2002년도 추계학술대회 논문집
• /
• pp.400-403
• /
• 2002

This paper presents a shearographic technique for measuring in-plane strains. During the measurement, the test object is illuminated alternately with two laser beams, symmetrically with respect to the viewing direction. Employing a phase shift technique, the phase distributions due to object deformation for each beam are obtained separately. The difference of the two phase distributions depicts the derivative of in-plane surface displacements. The technique is equivalent to a system of many strain gages.

• 한국산업정보학회논문지
• /
• 제23권4호
• /
• pp.13-22
• /
• 2018

본 논문에서는 스크램블 연산(Scramble Operation) 및 위상 천이 디지털 홀로그래피(PSDH; Phase Shift Digital Holography) 기반 영상 이중 암호화 방법을 제안한다. 암호화하고자 하는 영상을 스크램블 연산을 통해 디지털적으로 1차 암호화를 수행한 후, 위상 변조하고, 위상을 천이시킨 기준파와의 간섭을 통해 2차 암호화 정보를 얻는다. 복호화 과정은 암호화 과정의 역순으로 진행된다. 두 개의 암호화된 영상들을 적절하게 산술 처리하는 위상 천이 디지털 홀로그래피 기술을 통해 디지털적으로 1차 복호화하고, 위상 복조를 한 후, 스크램블 연산 시에 사용한 암호화 키 정보를 이용하여 원래의 영상을 복원한다. 제안된 암호화 방법은 스크램블 연산에 사용된 두 개의 키 정보와 위상 천이 디지털홀로그래피 기술에서 사용된 거리 정보, 광원의 파장 등의 정보를 모두 정확하게 알아야만 원래의 영상을 복원할 수 있다.

• 한국전자파학회지:전자파기술
• /
• 제3권2호
• /
• pp.30-38
• /
• 1992

본 논문에서는 $\pi$/4 shift QPSK에 Trellis 부호화된 변조 기볍(Trellis-Coded Modulation, TCM)을 적용시키기위하여 $\pi$/8 shift 8PSK를 제안하고 위상차에의한 신호 집합 확장과 신호 집합 분할을 수행하 는 trellis 부호화된 $\pi$/8 shift 8PSK를 제안한다. 또한 BER(Bit Error Rate) 성능을 향상시키기위하여 제l차 위상차뿐만아니라 제L차 위상차의 자승 유클리드 거리블 메트릭(Branch Metric)으로 갖는 비터 비 디코더(Viterbi decoder)를 설계한다. 그리고 $\pi$/4 shift QPSK, trellis 부호화된 $\pi$/8 shift 8PSK와 제L차 위상차의 자승 유클리드 거리를 메트릭(Branch Metric)으로 갖는 trellis 부호화된 $\pi$/8 shift 8 8PSK의 BER 특성을 AWGN과 다경로 페이딩 채널에서 Monte Carlo 시플레이션을 통해 알야본다. 제안된 알고리즘은MDPSK에도 적용될 수 있다.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2002년도 춘계학술대회 논문집
• /
• pp.203-206
• /
• 2002

One of the ever-increasing demands on the performances of heterodyne interferometers is to improve the measurement resolution, of which current state-of-the-art reaches the region of sub-nanometers. We propose a new scheme of phase-measuring electronics that reduces the measurement resolution without further increase in clock speed. Our scheme adopts a super-heterodyne technique that lowers the original beat frequency to a level of 1 MHz by mixing it with electrically generated reference signal. The technique enables us to measure the phase of Doppler shift with a resolution of 1.58 nanometer at a sampling rate of 1 MHz. To avoid the undesirable decrease in the maximum measurable speed caused by the lowered beat frequency, a special from of frequency up-down counting technique is combined with the super-heterodyning. This alloys performing required phase unwrapping simply by using programmable digital gates without 2$\pi$ ambiguities up to the maximum velocity of 2.35 m/s.

• 전력전자학회논문지
• /
• 제20권2호
• /
• pp.167-174
• /
• 2015

This study describes how digital time delay deteriorates control performance in zero voltage switching (ZVS) phase-shifted full bridge (PSFB) converter. The small-signal model of the ZVS PSFB converter is derived from the buck-converter small-signal model. Digital time delay effects have been considered according to the digital sampling methods. The analysis verifies that digital time delays reduce the stability margin of the converter, and the double sampling technique exhibits better performance than the single sampling technique. Both simulation and experimental results based on 250 W ZVS PSFB confirm the validity of the analyses performed in the study.

• Journal of information and communication convergence engineering
• /
• 제7권2호
• /
• pp.152-156
• /
• 2009

This paper examines the BER performance of the recently proposed half-symbol-rate-carrier (HSRC) offset quadrature phase-shift-keying (OQPSK) receiver for high-speed data communication. A modified demodulation technique using a bit-time period signal integration, the bit-error-rate (BER) performance of the HSRC-OQPSK signal improves more than 4dB compared to that of a demodulation technique using a symbol-time period integration. This paper also examines the BER performance of modified demodulation with various band-limited channels modeled using low-pass filters, and the three different data-rate systems are simulated and compared with the performance of the system using the conventional demodulation technique.

• 한국조명전기설비학회:학술대회논문집
• /
• 한국조명전기설비학회 2005년도 학술대회 논문집
• /
• pp.251-255
• /
• 2005

This paper proposes a new soft switching technique for a phase-shift controlled bi-directional DC-DC converter. The described converter employs a low profile high frequency transformer and two active full-bridge converters for bidirectional power flow capability. A new soft switching technique is proposed, which guarantees soft switching over wide range (no load to full load) without any additional circuit components. In the proposed switching scheme, the switch pairs in the diagonal position of the converter each are turned on/off simultaneously by the switching signals with a variable duty ratio depending on the phase shift amount, and the converter is operated without freewheeling interval.

• ETRI Journal
• /
• 제44권3호
• /
• pp.379-388
• /
• 2022

This study proposes a novel low-complexity algorithm for computing inverse fast Fourier transform (IFFT)/fast Fourier transform (FFT) operations in binary phase shift keying-modulated orthogonal frequency division multiplexing (OFDM) communication systems without requiring any twiddle factor multiplications. The peak-to-average power ratio (PAPR) reduction capacity of an efficient PAPR reduction technique, that is, H-SLM method, is evaluated using the proposed IFFT algorithm without any complex multiplications, and the impact of oversampling factor for the accurate calculation of PAPR is analyzed. The power spectral density of an OFDM signal generated using the proposed multiplierless IFFT algorithm is also examined. Moreover, the bit-error-rate performance of the H-SLM technique with the proposed IFFT/FFT algorithm is compared with the classical methods. Simulation results show that the proposed IFFT/FFT algorithm used in the H-SLM method requires no complex multiplications, thereby minimizing power consumption as well as the area of IFFT/FFT processors used in OFDM communication systems.