• Proceedings of the KIPE Conference
• /
• 1998.07a
• /
• pp.75-80
• /
• 1998

This paper presents an observer filter algorithm to estimated the load currents in the output voltage control of 3-phase uninterruptible power supply with deadbeat controller. As the result of the proposed algorithm, the sensors to measure the load currents is not required. The comparison of output voltage controls according to the methods of measuring the load currents is also presented in this paper. The results of comparison are shown by the simulation.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.258-263
• /
• 1998

A comparative study of single-phase PWM converters having active filtering functions both on ac-input and dc-output sides have been carried out. Based on the function of the dc-output side active filter, two types of configurations, the RPM (ripple power managing) type and the APM (average power managing) type are compared to show their contrastive characteristics. The prototype system using DSP based control algorithms, i.e. deadbeet current control and voltage sensor-less technique using full-order observer, show the availability of the proposed system.

• 제어로봇시스템학회:학술대회논문집
• /
• 2000.10a
• /
• pp.99-99
• /
• 2000

An effect ive filter algorithm that can manage radar beam pointing efficiently is needed to track multi-target in the air. For effective beam management the filter has lobe good enough to predict future position of target and based on this filter output radar beam is control led to point toward the predicted target position in the air. In this paper, we investigate the ${\alpha}$-${\beta}$ filter known for its brief filter structure with the steady-state Kalman filter gain, the ruv filter, and the coordinate-transformed filter that can decouple the measurement noise variance.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2003.11a
• /
• pp.371-375
• /
• 2003

In this paper, a new design method for coupled-line filters with tapped input/output has been developed. The design equations for this tapped filter have been obtained using a new equivalent circuit model of tapped lines. From an edge coupled-line filter, tapped lines replaces the input/output coupled lines which tend to have very narrow gaps (few mils). Therefore, tapped coupled-line filters tend to be less sensitive to filter fabrication tolerances and to be easily fabricated using milling tools. The new filter design algorithm allows very accurate filter design for frequencies less than 20 GHz and bandwidth less than 20%. Above 20 GHz, the filter performance can be optimized starting from the filter design algorithm in this paper. Simulation problems with 2-D EM tools to characterize filter performance at high frequencies have shown to be solved by providing a channel for the filter to eliminate higher order modes.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.20 no.10
• /
• pp.1935-1940
• /
• 2016

This paper proposes a phase-locked loop (PLL) to minimize the loop filter output voltage fluctuation by using a comparator including RC time constant circuits. The voltage variation of loop filter is inputted to RC time constant circuits which have two RC time constants, large and small. While a small RC time constant circuit quickly conveys the output voltage variation of loop filter, a large RC time constant circuit conveys slowly the output voltage variation of loop filter and its output looks like constant voltage. The output signal of the comparator controls the sub charge pump and reduces the input voltage variation of voltage-controlled oscillator (VCO). Therefore, the proposed PLL generates a phase noise reduced signal. It has been designed with a 1.8V supply voltage, 0.18um multi - metal and multi - poly layer CMOS process and proved by Hspice simulation.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.17 no.5
• /
• pp.841-852
• /
• 2022

In this paper, a 3-phase inverter output waveform generator based on SPWM control was developed to verify the performance of the LCL filter. In order to obtain a test signal for verifying the performance of the filter, first, a DSP-based 3-phase SPWM signal generation algorithm was developed, and then a three-phase voltage source inverter circuit was designed using three half-bridge gate drivers. Next, one LCL filter was experimentally fabricated to verify the effectiveness of the developed SPWM-based 3-phase inverter output waveform generator as a test signal generator, and a DSP-based performance verification system was experimentally constructed. Finally, by comparing the three-phase voltage waveform before and after the LCL filter obtained in the output control experiment with the given time ratio, the effectiveness of the SPWM-based 3-phase inverter output waveform generator was verified.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.10 no.3
• /
• pp.290-295
• /
• 2005

The incremental encoder has been mostly used to measure the speed and position of the motor. As the output signals of encoder are high frequency digital signals, they have much influence on radiation noises due to switching of the power semiconductor circuits. It is so difficult to suppress the noises with the conventional LPF. In this paper, the hardware digital filter for suppressing noises in the output signals of the encoder signals is developed. As both the clock frequency and counter in the digital filter for encoder are easily adjusted according to the kinds of noises, any noises in the encoder can be entirely eliminated. The performance of the digital filter has been verified by simulation and experimental results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.4 no.1
• /
• pp.26-34
• /
• 1999

According to increase of nonlinear power electronics equipment, active power filters have been researched and developed for many years to compensate harmonic disturbances and reactive power. However the commercial of active power filter is being proceeded slowly, because the cost of active power filter compared to the passive filter for harmonic and reactive power compensation is expensive. Especially, the use of DSP (Digital Signal Processing) chip, which is frequently used to control 3-phase active power filter, is a factor of increasing the cost of active power filters. On the other hand, the use of only analog controller makes the controller's circuits much more complicate and depreciates the flexibilities of controller. In this paper, a controller with low cost for 5[kVA] 3-phase active power filter system is designed. To reduce the expense of active filter system, the presented controller is composed of digital control part using Intel 80C196KC $\mu$P and analog control part using hysteresis controller for current control. Characteristic analysis of designed controller for active filter system is performed by computer simulation and compensating characteristics of the designed controller are verified by experiment.tegy can apply to the vector control, leading to better output torque capability in the ac motor drive system. This strategy is that in the overmodulation range, the d-axis output current is given a priority to regulate the flux well, instead the q-axis output curent is sacrificed. Therefore, the vector control even in the overmodulation PWM operation can be achieved well. For this purpose, the d-axis output voltage of a current controller to control the flux is conserved. the q-axis output voltage to control the torque is controlled to place the reference voltage vector on the hexagon boundary in case of the overmodulation. The validity of the proposed overall scheme is confirmed by simulation and experiments for a 22[kW] induction motor drive system.

• Journal of the Korean Solar Energy Society
• /
• v.39 no.2
• /
• pp.81-92
• /
• 2019

When Photovoltaic inverter is connected to grid and used as PVPCS (Photovoltaic Power Conditioning System), 120 Hz AC ripple occurs at the dc-link capacitor voltage. This AC ripple reduces the efficiency of PVPCS and shortens the lifetime of the capacitor. In this paper, we design a notch filter to remove AC ripple. As a result, the AC voltage ripple was removed from the dc link and the THD of the PVPCS output current with the notch filter was lowered. This notch filter is determined by the damping coefficient, the bandwidth coefficient, and the switching frequency. Among these, the switching frequency determines the switching loss and the size of the LC filter, and the PVPCS with the high switching frequency has a greater efficiency loss due to the switching loss than the efficiency improvement by the notch filter. Therefore, it is important to set the optimum switching frequency in the PVPCS with the notch filter applied. In this paper, THD and switching loss of PVPCS output current with notch filter are calculated through simulation, and cost function to calculate optimum switching frequency through data is proposed.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.15 no.7
• /
• pp.706-712
• /
• 2004

This paper presents the design technique of output multiplexer(OMUX) for the Ka-band satellite transponder. Output multiplexer consists of low-pass filter(LPF), channel filter and manifold. Channel filters adopt dual-mode technique in design for mass and volume reduction and frequency response of channel filters is 4-pole elliptic response for high frequency selectivity. w-pass filters are designed to be of 13th order corrugated type for high rejection characteristic over reception band of satellite transponder. After initial design of channel filters and manifold, we optimized only a few design parameters for fast and easy optimization instead of optimizing all the design parameter. Measured results of a realized output umltiplexer for Ka-band satellite transponder show good agreement with the computed ones.