• Title/Summary/Keyword: noise transition point

Search Result 18, Processing Time 0.023 seconds

The transition of dominant noise source for different CMOS process with Cgd consideration (Cgd 성분을 포함한 공정별 주요 잡음원 천이 과정 연구)

  • Koo, Minsuk
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.24 no.5
    • /
    • pp.682-685
    • /
    • 2020
  • In this paper, we analyze the dominant noise source of conventional inductively degenerated common-source (CS) cascode low noise amplifier (LNA) when width and gate length of stacked transistors vary. Analytical MOSFET and its noise model are used to estimate the contributions of noise sources. All parameters are based on measured data of 60nm, 90nm and 130nm CMOS devices. Based on the noise analysis for different frequencies and device parameters including process nodes, the dominant noise source can be analyzed to optimize noise figure on the configuration. We verified analytically that the intuctively degenerated CS topology can not sustain its benefits in noise above a certain operation frequency of LNA over different process nodes.

Flicker Prevention Through Edge-Pulse Modulation in a Visible Light Identification System (가시광 무선인식장치에서 가장자리 펄스변조를 이용한 플리커 방지)

  • Lee, Seong-Ho
    • Journal of Sensor Science and Technology
    • /
    • v.29 no.3
    • /
    • pp.180-186
    • /
    • 2020
  • In this study, we applied edge-pulse modulation to prevent the flicker of light-emitting diode (LED) light in a visible light identification system. In the visible light transmitter, positive pulses were transmitted at the edges of the low-to-high transition points, and negative pulses were transmitted at the edges of the high-to-low transition points of the non-return-to-zero (NRZ) data waveforms. In the visible light receiver, the NRZ waveforms were regenerated by making low-to-high and high-to-low transitions at the point of the positive and negative pulses, respectively. This method has two advantages. First, it ensures that the LED light is flicker-free because the average optical power of the LED was kept constant during data transmission in the transmitter. Second, the 120 Hz optical noise from the adjacent lighting lamps was easily cut off using a simple RC-high pass filter in the receiver.

Noise analysis of cascode LNA with 65nm CMOS technology (65nm CMOS 기술에서의 cascode기반 LNA 잡음지수 분석)

  • Jung, Youngho;Koo, Minsuk
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.24 no.5
    • /
    • pp.678-681
    • /
    • 2020
  • In this paper, we analyzed the noise figure of cascode low noise amplifier (LNA) based on the measured data of 65nm CMOS devices. By using the channel thermal noise model of transistors, we expanded noise figure equation and divided the equation into three parts to see its contributions to noise figure. We also varied design parameters such as bias point, transistor gate width, and operating frequency. Our results show that different noise sources dominate at the different operating frequencies. One can easily find the noise transition frequency with device models in ahead of the practical design. Therefore, this research provides a low noise design approach for different operating frequencies.

A Microscopic Analysis on the Fundamental Diagram and Driver Behavior (교통기본도와 운전자 행태에 대한 미시적 분석)

  • Kim, Taewan
    • International Journal of Highway Engineering
    • /
    • v.14 no.6
    • /
    • pp.183-190
    • /
    • 2012
  • PURPOSES : The fundamental diagram provides basic information necessary in the analysis of traffic flow and highway operation. When traffic flow is congested, the density-flow points in the fundamental diagram are widely scattered and move in a stochastic manner. This paper investigates the pattern of density-flow point transitions and identifies car-following behaviors underlying the density-flow transitions. METHODS : From a microscopic analysis of 722 fundamental diagrams of NGSIM data, a total of 20 transition patterns of fundamental diagrams are identified. Prominent features of the transition patterns are explained by the behavior of the leader and follower. RESULTS : It is found out that the average speed and the speed difference between the leader and the follower critically determine the density-flow transition pattern. The density-flow path is very sensitive to the values of vehicle speed and spacing especially at low speed and high density such that most fluctuations in the fundamental diagram in the congested regime is due to the noise of speed and spacing variations. CONCLUSIONS : The result of this study suggests that the average speed, the speed difference between the leader and the follower, and the random variations of speed and spacing are dominant factors that explain the transition patterns of a fundamental diagram.

Reference Point Projection Method for Improved Dynamics of Solar Array Hardware Emulation

  • Wellawatta, Thusitha;Choi, Sung-Jin
    • Proceedings of the KIPE Conference
    • /
    • 2018.07a
    • /
    • pp.126-128
    • /
    • 2018
  • Solar array simulator (SAS) is a special DC power supply that regulates the output voltage or current to emulate characteristics of photovoltaic (PV) panels. Especially, the control of SAS is a challenging task due to the nonlinearity in the output curve, which is dependent on irradiance as well as temperature and is determined by panel materials. Conventionally, both current-mode control and voltage-mode control should be alternated by partitioning the operating curve into multiple sections, which is not only for the measurement noise problem with the feedback sensing but also for the control stability issue near the maximum power point. However, the occurrence of transition among different controllers may deteriorate the overall performance. To eliminate the mode transitions, a novel single controller scheme has been introduced in this paper, where the reference operating projection technique enables simple, smooth and numerically stable control. Theoretical consideration on the loop stability issue is discussed and the performance is verified experimentally for the emulation of a PV panel data in view of stability and response speed.

  • PDF

Design of Sensorless BLDC Motor Driver Using Variable Voltage and Back-EMF Differential Line (가변 전압기와 역기전력 차동방식을 이용한 센서리스 BLDC 전동기 드라이버 설계)

  • Lee, Myoungseok;Kong, Kyoungchul
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.21 no.10
    • /
    • pp.910-916
    • /
    • 2015
  • A sensorless motor control scheme with conventional back-Electro Motive Force (EMF) sensing based on zero crossing point (ZCP) detection has been widely used in various applications. However, there are several problems with the conventional method for effectively driving sensorless brushless motors. For example, a phase mismatch of 30 degrees occurs between the ZCP and commutation time. Additionally, most of the motor speed/current controls are achieved based on a pulse width modulation (PWM) method, which generates significant noise that distracts the back-EMF sensing. Due to the PWM switching, the ZCP is not deterministic, and thus the efficiency of the motor is reduced because the phase transition points become uncertain. Moreover, the motor driving performance is degraded at a low speed range due to the effect of PWM noise. To solve these problems, an improved back-EMF detection method based on a differential line method is proposed in this paper. In addition, the proposed sensorless BLDC driver addresses the problems by using a variable voltage driver generated from a buck converter. The variable voltage driver does not generate the PWM switching noise. Consequently, the proposed sensorless motor driver improves 1) the signal-to-noise ratio of back-EMF, 2) the operation range of a BLDC motor, and 3) the torque characteristics. The proposed sensorless motor driver is verified through simulations and experiments.

Detection of QRS Feature Based on Phase Transition Tracking for Premature Ventricular Contraction Classification (조기심실수축 분류를 위한 위상 변이 추적 기반의 QRS 특징점 검출)

  • Cho, Ik-sung;Yoon, Jeong-oh;Kwon, Hyeog-soong
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.2
    • /
    • pp.427-436
    • /
    • 2016
  • In general, QRS duration represent a distance of Q start and S end point. However, since criteria of QRS duration are vague and Q, S point is not detected accurately, arrhythmia classification performance can be reduced. In this paper, we propose extraction of Q, S start and end point RS feature based on phase transition tracking method after we detected R wave that is large peak of electrocardiogram(ECG) signal. For this purpose, we detected R wave, from noise-free ECG signal through the preprocessing method. Also, we classified QRS pattern through differentiation value of ECG signal and extracted Q, S start and end point by tracking direction and count of phase based on R wave. The performance of R wave detection is evaluated by using 48 record of MIT-BIH arrhythmia database. The achieved scores indicate the average detection rate of 99.60%. PVC classification is evaluated by using 9 record of MIT-BIH arrhythmia database that included over 30 premature ventricular contraction(PVC). The achieved scores indicate the average detection rate of 94.12% in PVC.

An I/O Interface Circuit Using CTR Code to Reduce Number of I/O Pins (CTR 코드를 사용한 I/O 핀 수를 감소 시킬 수 있는 인터페이스 회로)

  • Kim, Jun-Bae;Kwon, Oh-Kyong
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.1
    • /
    • pp.47-56
    • /
    • 1999
  • As the density of logic gates of VLSI chips has rapidly increased, more number of I/O pins has been required. This results in bigger package size and higher packager cost. The package cost is higher than the cost of bare chips for high I/O count VLSI chips. As the density of logic gates increases, the reduction method of the number of I/O pins for a given complexity of logic gates is required. In this paper, we propose the novel I/O interface circuit using CTR (Constant-Transition-Rate) code to reduce 50% of the number of I/O pins. The rising and falling edges of the symbol pulse of CTR codes contain 2-bit digital data, respectively. Since each symbol of the proposed CTR codes contains 4-bit digital data, the symbol rate can be reduced by the factor of 2 compared with the conventional I/O interface circuit. Also, the simultaneous switching noise(SSN) can be reduced because the transition rate is constant and the transition point of the symbols is widely distributed. The channel encoder is implemented only logic circuits and the circuit of the channel decoder is designed using the over-sampling method. The proper operation of the designed I/O interface circuit was verified using. HSPICE simulation with 0.6 m CMOS SPICE parameters. The simulation results indicate that the data transmission rate of the proposed circuit using 0.6 m CMOS technology is more than 200 Mbps/pin. We implemented the proposed circuit using Altera's FPGA and confimed the operation with the data transfer rate of 22.5 Mbps/pin.

  • PDF

Precision Circular-path Walking of a Biped Robot with Consideration of Rotational Effects (회전효과를 고려한 이족 로봇의 정밀 원형 경로 보행)

  • Lim, Seungchul;Kwak, Byungmoon;Lim, Jooyoung;Son, Youngik
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.24 no.4
    • /
    • pp.299-309
    • /
    • 2014
  • When biped robots make turns, the ability to walk stably and precisely along any circular path is crucial. In this context, inverse kinematics solutions are found for accurate gait realization, and new zero moment point(ZMP) equations are derived with respect to the cyclindrical coordinate system to facilitate generation of stable walking patterns. Then, appropriate steady and transitional walking patterns are both proposed in form of time functons. Subsequently, walking patterns for a path but of different speeds are generated using the functions and associated formulas, and preliminarily checked for stability based on the ZMP equations. Upon comparison of those cases, one can see how and when robots may fall down during circular walking. Finally, those patterns are put to test on the sample robot by ADAMS(R) along with the inverse kinematics solutions and a new balance control scheme compensating for insufficient stability particulary during the initial transition period. Test results show that the robot can walk along the circular path as predicted at a resonably high speed despite the distributed mass and ground contact effects, validating effectiveness of the suggested approach.

End point and contact force control of a flexible manipulator (유연한 조작기의 끝점위치 및 접촉력 제어)

  • 최병오
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1993.10a
    • /
    • pp.552-558
    • /
    • 1993
  • In this paper, control of a planar two-link structurally flexible robotic manipulator executing unconstrained and constrained maneuvers is considered. The dynamic model, which is obtained by using the extended Hamilton's principle and the Galerkin criterion, includes the impact force generated during the transition from unconstrained to constrained segment of the robotic task. A method is presented to obtain the linearized equations of motion in Cartesian space for use in designing the control system. The linear quadratic Gaussian with loop transfer recovery (LQG/LTR) design methodology is exploited to design a robust feedback control system that can handle modeling errors and sensor noise, and operate on Cartesian space trajectory errors. The LQG/LTR compensator together with a feedforward loop is used to control the flexible manipulator. Simulated results are presented for a numerical example.

  • PDF