• Title/Summary/Keyword: navigation logic

Search Result 153, Processing Time 0.026 seconds

Surge and Rotating Speed Control for Unmanned Aircraft Turbo-jet Engine (무인 항공기 터보 제트 엔진의 서지와 회전 속도 제어)

  • Jie, Min-Seok;Hong, Gyo-Young;Lee, Kang-Woong
    • Journal of Advanced Navigation Technology
    • /
    • v.10 no.4
    • /
    • pp.319-326
    • /
    • 2006
  • In this paper, a fuzzy inference control system is proposed for a turbojet engine with fuel flow control input only. The proposed control system provides a practical fuel flow control method to prevent surge or flame out during engine acceleration or deceleration. A fuzzy logic is designed to obtain the fast acceleration and deceleration of the engine under the condition that the operating point should stay between the surge line and flame out control line. With using both engine rotating speed error and surge margin as fuzzy input variables, the desired engine rotating speed can be achieved to rapidly follow the engine control line without engine stall. Computer simulation using the MATLAB is realized to prove the proposed control performance to the turbojet engine which is linear modelized using DYGABCD program package.

  • PDF

Low Power Symbol Detector for MIMO Communication Systems (MIMO 통신 시스템을 위한 저전력 심볼 검출기 설계 연구)

  • Hwang, You-Sun;Jang, Soo-Hyun;Jung, Yun-Ho
    • Journal of Advanced Navigation Technology
    • /
    • v.14 no.2
    • /
    • pp.220-226
    • /
    • 2010
  • In this paper, an low power symbol detector is proposed for MIMO communication system with two transmit and two receive antennas. The proposed symbol detector can support both the spatial multiplexing (SM) mode and spatial diversity (SD) mode for MIMO transmission technique, and shows the optimal maximum likelihood (ML) performance. Also, by sharing the hardware block and using the dedicated clock MIMO modes, the power of the proposed architecture is dramatically decreased. The proposed symbol detector was designed in hardware description language (HDL) and synthesized to logic gates using a $0.13-{\mu}m$ CMOS standard cell library. The power consumption was estimated by using Synopsys Power CompilerTM, which is reduced by maximum 85%, compared with the conventional architecture.

Consensus-based Autonomous Search Algorithm Applied for Swarm of UAVs (군집 무인기 활용을 위한 합의 기반 자율 탐색 알고리즘)

  • Park, Kuk-Kwon;Kwon, Ho-Jun;Choi, Eunju;Ryoo, Chang-Kyung
    • Journal of Advanced Navigation Technology
    • /
    • v.21 no.5
    • /
    • pp.443-449
    • /
    • 2017
  • Swarm of low-cost UAVs for search mission has benefit in the sense of rapid search compared to use of single high-end UAV. As the number of UAVs forming swarm increases, not only the time for the mission planning increases, but also the system to operate UAVs has excessive burden. This paper addresses a decentralized area search algorithm adequate for multiple UAVs which takes advantages of flexibility, robustness, and simplicity. To down the cost, it is assumed that each UAV has limited ability: close-communication, basic calculation, and limited memory. In close-communication, heath conditions and search information are shared. And collision avoidance and consensus of next search direction are then done. To increase weight on un-searched area and to provide overlapped search, the score function is introduced. Performance and operational characteristics of the proposed search algorithm and mission planning logic are verified via numerical simulations.

Scalable FFT Processor Based on Twice Perfect Shuffle Network for Radar Applications (레이다 응용을 위한 이중 완전 셔플 네트워크 기반 Scalable FFT 프로세서)

  • Kim, Geonho;Heo, Jinmoo;Jung, Yongchul;Jung, Yunho
    • Journal of Advanced Navigation Technology
    • /
    • v.22 no.5
    • /
    • pp.429-435
    • /
    • 2018
  • In radar systems, FFT (fast Fourier transform) operation is necessary to obtain the range and velocity of target, and the design of an FFT processor which operates at high speed is required for real-time implementation. The perfect shuffle network is suitable for high-speed FFT processor. In particular, twice perfect shuffle network based on radix-4 is preferred for very high-speed FFT processor. Moreover, radar systems that requires various velocity resolution should support scalable FFT points. In this paper, we propose a 8~1024-point scalable FFT processor based on twice perfect shuffle network algorithm and present hardware design and implementation results. The proposed FFT processor was designed using hardware description language (HDL) and synthesized to gate-level circuits using $0.65{\mu}m$ CMOS process. It is confirmed that the proposed processor includes logic gates of 3,293K.

An Adaptive Viterbi Decoder Architecture Using Reduced State Transition Paths (감소된 상태천이 경로를 이용한 적응 비터비 복호기의 구조)

  • Ko, Hyoungmin;Cho, Won-Kyung;Kim, Jinsang
    • Journal of Advanced Navigation Technology
    • /
    • v.8 no.2
    • /
    • pp.190-196
    • /
    • 2004
  • The development of a new hardware structure which can implement the viterbi algorithm efficiently is required for applications such as a software radio because the viterbi algorithm, which is an error correction code function for the second and the third generation of mobile communication, needs a lot of arithmetic operations. The length of K in the viterbi algorithm different from each standard, for examples, K=7 in case of IS-95 standard and GSM standard, and K=9 in case of WCDMA and CDMA2000. In this paper, we propose a new hardware structure of an adaptive viterbi decoder which can decode the constraint length in K=3~9 and the data rate in 1/2 ~ 1/3. Prototyping results targeted to Altera Cyclon EPIC20F400C8, shows that the proposed hardware structure needs maximum 19,276 logic elements and power dissipation of 222.6 mW.

  • PDF

PCM Encoder Structure for Real-time Updating of Telemetry System Parameters (원격 측정 시스템 파라미터 실시간 업데이트 PCM 엔코더 구조)

  • Park, Yu-Kwang;Yoon, Won-Ju
    • Journal of Advanced Navigation Technology
    • /
    • v.23 no.5
    • /
    • pp.452-459
    • /
    • 2019
  • In this paper, we describe a PCM encoder structure that can update the telemetry system parameters in real time. In the PCM encoder, an analog signal control unit for FPGA, flash memory, and sensor data acquisition was constructed. UART communication, analog signal control, flash memory control, and frame generation are possible through logic inside FPGA of PCM encoder. UART communication allows the PC to transmit parameter data to the PCM encoder, and flash memory is controlled to update the parameter of the telemetry system in real time and finally the frame is formed. Simulation and verification were performed to confirm whether the parameter data is updated in real time, and the proposed structure was used to construct a telemetry system with enhanced flexibility and convenience.

A Study on the Introduction of Smart Factory Core Technology for Smart Logistics (스마트물류 구축을 위한 스마트 Factory 핵심기술 도입방안에 관한 연구)

  • Hwang, Sun-Hwan;Kim, Hwan-Seong
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • 2020.11a
    • /
    • pp.165-166
    • /
    • 2020
  • Internationally, manufacturers attempted respectable portion of in-house logistics to satisfy end users and decrease manpower to compete for manufacturing price and quality optimization. Mostly, manufacturers operate variety of facilities such as collaborative robots, conveyor, etc. based on PLC. To achieve it, manufactures shall operate the optimized number of manufacturing processes with logic controlled by computer to reduce human errors. In prior to it, manufacturing industry still own plenty of fields which have not yet been adjusted with automation. For example, we shall put in-house logistics on the issue. This study focuses on manufacturing industry, evaluate efficiency, costs, etc. in all aspects and suggest alternatives by analysis SWAT and OEE, let alone reason of weakness.

  • PDF

Time Synchronization Algorithm based on FLL-Assisted-PLL for Telemetry System (FLL-Assisted-PLL 기반의 텔레메트리 시스템 정밀 시각동기 알고리즘)

  • Geon-Hee Kim;Mi-Hyun Jin
    • Journal of Advanced Navigation Technology
    • /
    • v.26 no.6
    • /
    • pp.441-447
    • /
    • 2022
  • In this paper, we propose a FLL-assisted-PLL based time synchronization algorithm for telemetry systems where frequency and phase errors exist in time synchronization pulse. The telemetry system may analyze the flight state by acquiring the state information in the distributed system. Therefor, in order to collect each state information without errors, precise time synchronization between the master and the slave is required. At this time, the master's time pulse have frequency and phase changes that can be caused by external and internal factors, so a method to maintain precision time synchronization is essential to provide telemetry data continuously. We propose the FLL-assisted-PLL based algorithm that is capable of high-speed synchronization and has high time synchronization accuracy. The proposed algorithm is verified through python simulation, and the VHDL Logic has been implemented in FPGA to check the performance according to the frequency errors and phase errors.

Audio Data Analysis Method Using LVDS Data Acquisition of Aviation Digital Intercom (항공용 디지털 인터콤의 LVDS Data Acquisition을 통한 오디오 데이터 분석 방안)

  • Seong-jae Jeong;Da-na Jung;Sung-hee Cho;Min-seon Kim;Deok-woo Nam
    • Journal of Advanced Navigation Technology
    • /
    • v.28 no.5
    • /
    • pp.632-639
    • /
    • 2024
  • In this paper, the analysis method and results of audio data through LVDS interface and data Acquisition of the intercom. Intercom uses LVDS interface to transmit/receive digital audio data between audio interface unit and intercom control panel and to data acquisition of audio signals. Data acquisition using LVDS interface is essential for downloading various audio signals interfaced to the intercom to a PC and performing data analysis on noise, audio qualitys, etc. To achieve this, hardware for audio data acquisition was configured in the intercom test equipment. As a result, individual analysis of intercom input/output audio signals before and after logic processing was possible, which was effective in deriving the cause of noise signals. In addition, by data acquisition on actual voice communication and audio signals in ac system integrated laboratory and an environment/ electromagnetic test, audio signal level measurements and frequency analysis were performed to debug noise signal removal and verify the audio quality of the intercom.

A Study on the Path-Tracking of Electric Wheelchair Robot (전동휠체어 로봇의 경로추적제어에 관한 연구)

  • Ahn, Kyoung-Kwan;Yoon, Jong-Il;Le, Duy Khoa
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.28 no.11
    • /
    • pp.1265-1271
    • /
    • 2011
  • These days the number of aged and disabled people is increasing rapidly. But most of the disabled or the aged who have the ability to work, want to engage in economic activities and solve social restrictions as well as their bad financial conditions. This paper concerns about the tracking control of an electric wheelchair robot for welfare vehicle where the seat and electric wheelchair are separated and electric wheelchair robot must be autonomously controlled without the help of assistant. So the aged or the disabled people can drive welfare vehicle by himself by adopting this system. Therefore the concept of both an autonomous driving of electric wheelchair and path tracking robots is required in this system. Finally we suggested fuzzy controller in order to control the path tracking of electric wheelchair robot and compared the capability of the proposed controller with conventional PID controller.