• Title/Summary/Keyword: microcontroller system

Search Result 318, Processing Time 0.028 seconds

Topology of High Speed System Emulator and Its Software (초고속 시스템 에뮬레이터의 구조와 이를 위한 소프트웨어)

  • Kim, Nam-Do;Yang, Se-Yang
    • The KIPS Transactions:PartA
    • /
    • v.8A no.4
    • /
    • pp.479-488
    • /
    • 2001
  • As the SoC designs complexity constantly increases, the simulation that uses their software models simply takes too much time. To solve this problem, FPGA-based logic emulators have been developed and commonly used in the industry. However, FPGA-based logic emulators are facing with the problems of which not only very low FPGA resource usage rate due to the very limited number of pins in FPGAs, but also the emulation speed getting slow drastically as the complexity of designs increases. In this paper, we proposed a new innovative emulation architecture and its software that has high FPGA resource usage rate and makes the emulation extremely fast. The proposed emulation system has merits to overcome the FPGA pin limitation by pipelined ring which transfers multiple logic signal through a single physical pin, and it also makes possible to use a high speed system clock through the intelligent ring topology. In this topology, not only all signal transfer channels among EPGAs are totally separated from user logic so that a high speed system clock can be used, but also the depth of combinational paths is kept swallow as much as possible. Both of these are contributed to achieve high speed emulation. For pipelined singnals transfer among FPGAs we adopt a few heuristic scheduling having low computation complexity. Experimental result with a 12 bit microcontroller has shown that high speed emulation possible even with these simple heuristic scheduling algorithms.

  • PDF

Development of Gait Analysis Algorithm for Hemiplegic Patients based on Accelerometry (가속도계를 이용한 편마비 환자의 보행 분석 알고리즘 개발)

  • 이재영;이경중;김영호;이성호;박시운
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.41 no.4
    • /
    • pp.55-62
    • /
    • 2004
  • In this paper, we have developed a portable acceleration measurement system to measure acceleration signals during walking and a gait analysis algorithm which can evaluate gait regularity and symmetry and estimate gait parameters automatically. Portable acceleration measurement system consists of a biaxial accelerometer, amplifiers, lowpass filter with cut-off frequency of 16Hz, one-chip microcontroller, EEPROM and RF(TX/RX) module. The algerian includes FFT analysis, filter processing and detection of main peaks. In order to develop the algorithm, eight hemiplegic patients for training set and the other eight hemiplegic patients for test set are participated in the experiment. Acceleration signals during 10m walking were measured at 60 samples/sec from a biaxial accelerometer mounted between L3 and L4 intervertebral area. The algorithm, detected foot contacts and classified right/left steps, and then calculated gait parameters based on these informations. Compared with video data and analysis by manual, algorithm showed good performance in detection of foot contacts and classification of right/left steps in test set perfectly. In the future, with improving the reliability and ability of the algerian so that calculate more gait Parameters accurately, this system and algerian could be used to evaluate improvement of walking ability in hemiplegic patients in clinical practice.

The development of a bluetooth based portable wireless EEG measurement device (블루투스 기반 휴대용 무선 EEG 측정시스템의 개발)

  • Lee, Dong-Hoon;Lee, Chung-Heon
    • Journal of IKEEE
    • /
    • v.14 no.2
    • /
    • pp.16-23
    • /
    • 2010
  • Since the interest of a brain science research is increased recently, various devices using brain waves have been developed in the field of brain training game, education application and brain computer interface. In this paper, we have developed a portable EEG measurement and a bluetooth based wireless transmission device measuring brain waves from the frontal lob simply and conveniently. The low brain signals about 10~100${\mu}V$ was amplified into several volts and low pass, high pass and notch filter were designed for eliminating unwanted noise and 60Hz power noise. Also, PIC24F192 microcontroller has been used to convert analog brain signal into digital signal and transmit the signal into personal computer wirelessly. The sampling rate of 1KHz and bluetooth based wireless transmission with 38,400bps were used. The LabVIEW programing was used to receive and monitor the brain signals. The power spectrum of commercial biopac MP100 and that of a developed EEG system was compared for performance verification after the simulation signals of sine waves of $1{\mu}V$, 0~200Hz was inputed and processed by FFT transformation. As a result of comparison, the developed system showed good performance because frequency response of a developed system was similar to that of a commercial biopac MP100 inside the range of 30Hz specially.

Automatic On-Chip Glitch-Free Backup Clock Changing Method for MCU Clock Failure Protection in Unsafe I/O Pin Noisy Environment (안전하지 않은 I/O핀 노이즈 환경에서 MCU 클럭 보호를 위한 자동 온칩 글리치 프리 백업 클럭 변환 기법)

  • An, Joonghyun;Youn, Jiae;Cho, Jeonghun;Park, Daejin
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.12
    • /
    • pp.99-108
    • /
    • 2015
  • The embedded microcontroller which is operated by the logic gates synchronized on the clock pulse, is gradually used as main controller of mission-critical systems. Severe electrical situations such as high voltage/frequency surge may cause malfunctioning of the clock source. The tolerant system operation is required against the various external electric noise and means the robust design technique is becoming more important issue in system clock failure problems. In this paper, we propose on-chip backup clock change architecture for the automatic clock failure detection. For the this, we adopt the edge detector, noise canceller logic and glitch-free clock changer circuit. The implemented edge detector unit detects the abnormal low-frequency of the clock source and the delay chain circuit of the clock pulse by the noise canceller can cancel out the glitch clock. The externally invalid clock source by detecting the emergency status will be switched to back-up clock source by glitch-free clock changer circuit. The proposed circuits are evaluated by Verilog simulation and the fabricated IC is validated by using test equipment electrical field radiation noise

Development of Sensor Network Simulator for Estimating Power Consumption and Execution Time (전력소모량 및 실행시간 추정이 가능한 센서 네트워크 시뮬레이터의 개발)

  • Kim, Bang-Hyun;Kim, Tae-Kyu;Jung, Yong-Doc;Kim, Jong-Hyun
    • Journal of the Korea Society for Simulation
    • /
    • v.15 no.1
    • /
    • pp.35-42
    • /
    • 2006
  • Sensor network, that is an infrastructure of ubiquitous computing, consists of a number of sensor nodes of which hardware is very small. The network topology and routing scheme of the network should be determined according to its purpose, and its hardware and software may have to be changed as needed from time to time. Thus, the sensor network simulator being capable of verifying its behavior and estimating performance is required for better design. Sensor network simulators currently existing have been developed for specific hardwares or operating systems, so that they can only be used for such systems and do not provide any means to estimate the amount of power consumption and program execution time which are major issues for system design. In this study, we develop the sensor network simulator that can be used to design and verify various sensor networks without regarding to types of applications or operating systems, and also has the capability of predicting the amount of power consumption and program execution time. For this purpose, the simulator is developed by using machine instruction-level discrete-event simulation scheme. As a result, the simulator can be used to analyze program execution timings and related system behaviors in the actual sensor nodes in detail. Instruction traces used as workload for simulations are executable images produced by the cross-compiler for ATmega128L microcontroller.

  • PDF

An Experimental Study on the Development and Possible Solution of Thermal Runaway Model of Electronic Moxibustion with System Error (전자뜸의 시스템 오류에 의한 열폭주 모델 구현 및 해결 방법에 관한 실험적 연구)

  • Lee, Byung Wook;Oh, Yong Taek;Jang, Hansol;Choi, Seong-Kyeong;Jo, Hyo Rim;Sung, Won-Suk;Kim, Eun-Jung
    • Korean Journal of Acupuncture
    • /
    • v.38 no.4
    • /
    • pp.282-289
    • /
    • 2021
  • Objectives : The purpose of this study is to construct a model of the possible thermal runaway of electronic moxibustion and to implement an appropriate risk management method. Methods : To reproduce the system error situation of the electronic moxibustion circuit equipped with microcontroller unit, temperature sensor and heater, a code was set to disable the signal input to temperature sensor and maintain "high" heating signal to heater. The temperature change of electronic moxibustion was compared between 3 types of heater module; module 1 consisting of a combination of heater+0 ohm+0 ohm resistance, module 2 consisting of a combination of heater+Polymeric Positive Temperature Coefficient (PPTC)+0 ohm resistance, and module 3 consisting of a combination of heater+PPTC+10 ohm resistance. The temperature change was measured using a polydimethylsiloxane (PDMS) silicone phantom. After maintaining surface temperature of the phantom at 31~32℃ for 20 seconds, electronic moxibustion was applied. After operating electronic moxibustion, the temperature change was measured for 660 seconds on the surface and 900 seconds at 2 mm depth. Results : Regardless of the module type, the time-dependent change in temperature showed a rapid rise followed by a gentle curve, and a sharp drop in temperature after reaching the maximum temperature about 10 minutes after the switching the moxibustion on. Temperature measured at the depth of 2 mm below the surface increased slower and to a lesser extent. Module 1 reached highest peak temperature with largest change of temperature at both depths followed by module 2, and 3. Conclusions : Through the combination of PPTC+resistance with the heater of electronic moxibustion, it is possible to limit the rise in temperature even with the software error. Thus, this setting can be used as an independent safety measure for the electronic moxibustion control unit.

Design and Implementation of a Scalable Real-Time Sensor Node Platform (확장성 및 실시간성을 고려한 실시간 센서 노드 플랫폼의 설계 및 구현)

  • Jung, Kyung-Hoon;Kim, Byoung-Hoon;Lee, Dong-Geon;Kim, Chang-Soo;Tak, Sung-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.32 no.8B
    • /
    • pp.509-520
    • /
    • 2007
  • In this paper, we propose a real-time sensor node platform that guarantees the real-time scheduling of periodic and aperiodic tasks through a multitask-based software decomposition technique. Since existing sensor networking operation systems available in literature are not capable of supporting the real-time scheduling of periodic and aperiodic tasks, the preemption of aperiodic task with high priority can block periodic tasks, and so periodic tasks are likely to miss their deadlines. This paper presents a comprehensive evaluation of how to structure periodic or aperiodic task decomposition in real-time sensor-networking platforms as regard to guaranteeing the deadlines of all the periodic tasks and aiming to providing aperiodic tasks with average good response time. A case study based on real system experiments is conducted to illustrate the application and efficiency of the multitask-based dynamic component execution environment in the sensor node equipped with a low-power 8-bit microcontroller, an IEEE802.15.4 compliant 2.4GHz RF transceiver, and several sensors. It shows that our periodic and aperiodic task decomposition technique yields efficient performance in terms of three significant, objective goals: deadline miss ratio of periodic tasks, average response time of aperiodic tasks, and processor utilization of periodic and aperiodic tasks.

Development of Micro Thermal Image Acquisition System (마이크로 열화상 계측 시스템의 IOT 모듈화 개발)

  • Lee, Jun-Yeob;Oh, Jong-woo;Lee, DongHoon
    • Proceedings of the Korean Society for Agricultural Machinery Conference
    • /
    • 2017.04a
    • /
    • pp.169-169
    • /
    • 2017
  • 스마트 돈사 내의 열환경 분석에 필수적으로 고려되어야 인자는 가축의 복사 에너지 변화로 볼 수 있다. 열환경 제어의 대상이기도 하지만 회귀적으로 열환경 변화의 인자이기도 하다. 이러한 가축의 복사 에너지 분석을 위하여 시설 내에 용이하게 배포가 가능한 열화상 계측 시스템을 개발하였다. 초소형 마이크로 열화상 계측 시스템에 부가적으로 IOT(Internet of Thing) 기반 기술을 이용한 모듈화 개발을 병행하였다. 열화상 계측 센서로 LWIR(Longwave infrared)영역에 해당하는 $8{\mu}m{\sim}4{\mu}m$의 영역에서 $0.05^{\circ}C$의 분해능을 보이는 $Lepton^{TM}$ (500-0690-00, FLIR, Goleta, CA)모델을 사용하였다. SPI(Serial Peripheral Interface) 속도 2 Mhz로 마이크로프로세서(NanoPi NEO Air, FrendlyArm, CA, USA)와 고속 통신을 수행하여 9 Hz의 계측이 가능하다. 열화상 센서와 마이컴으로 구성되는 단위 계측 시스템의 통신 기능 확장을 위하여 다음과 같이 세 단계의 정보 전달 시나리오를 설계하였다. 1) 단독적으로 열화상을 계측 하고 내장된 메모리에 저장하는 형식 2) 인접한 사용자 인터페이스에서 1번 단독 모듈에 접속하여 열화상을 실시간으로 전송하여 화면에 도시하는 형식 3) 2번 사용자 도시모듈과 병행적으로 Local WI-FI 통신을 이용한 모바일 기기에 화면을 도시하는 형식. 이와 같은 계층적이며 모듈화된 계측 시스템을 구성하기 위해서 1번 모듈에 공개 소프트웨어인 Hostapd 2.5(http://w1.fi/hostapd)버전을 설치하였다. 외부 인터넷 환경이 없는 상황에 1번 모듈 단독으로 AP(Access Point) 기능을 제공하여 지근 거리에 있는 2번 모듈과 3번 모바일 기기의 접속을 관리할 수 있다. 2번 모듈의 경우 화면 다수의 1번 모듈에 접속을 교차적으로 수행하는 방식과 2번 모듈 자체가 AP가 되어 1번 모듈의 접속을 허용하는 형태로 구성되어 있다. 계측 시스템의 계측 매트릭스 구성에 따라 선택적으로 결정할 수 있다. 1번 2번 모듈 공통적으로 TCP/IP Listener와 Client 서비스를 병렬적으로 수행할 수 있도록 개발을 하였다. 3번 모바일 기기에서 사용자 인터페이스 구현을 위하여 범용 Android 기반 GUI 프로그램과 Socket 통신을 연동시켰다. 1개의 열화상 Frame의 전송량은 9,600 Byte ($=80{\times}60{\times}2Byte$) 로 WI-FI 통신 전송 시 2회 ~ 6회 정도 내외로 가변적인 통신 수행 횟수를 나타내었다. 센서 계측 시스템과 정보 전송 시스템을 병렬적으로 구성한 모듈화 된 계측시스템의 전 요소에서 센서에서 제공하는 최대 계측 주기인 9 Hz 구현이 일반적으로 가능하였다. 이를 이용한 추후 연구를 통해 가축 객체의 열복사 정보와 돈사 내 열환경 간의 역학성을 연구할 것이다.

  • PDF