• 제목/요약/키워드: low phase error

검색결과 274건 처리시간 0.023초

8.2-GHz band radar RFICs for an 8 × 8 phased-array FMCW receiver developed with 65-nm CMOS technology

  • Han, Seon-Ho;Koo, Bon-Tae
    • ETRI Journal
    • /
    • 제42권6호
    • /
    • pp.943-950
    • /
    • 2020
  • We propose 8.2-GHz band radar RFICs for an 8 × 8 phased-array frequency-modulated continuous-wave receiver developed using 65-nm CMOS technology. This receiver panel is constructed using a multichip solution comprising fabricated 2 × 2 low-noise amplifier phase-shifter (LNA-PS) chips and a 4ch RX front-end chip. The LNA-PS chip has a novel phase-shifter circuit for low-voltage operation, novel active single-to-differential/differential-to-single circuits, and a current-mode combiner to utilize a small area. The LNA-PS chip shows a power gain range of 5 dB to 20 dB per channel with gain control and a single-channel NF of 6.4 dB at maximum gain. The measured result of the chip shows 6-bit phase states with a 0.35° RMS phase error. The input P1 dB of the chip is approximately -27.5 dBm at high gain and is enough to cover the highest input power from the TX-to-RX leakage in the radar system. The gain range of the 4ch RX front-end chip is 9 dB to 30 dB per channel. The LNA-PS chip consumes 82 mA, and the 4ch RX front-end chip consumes 97 mA from a 1.2 V supply voltage. The chip sizes of the 2 × 2 LNA-PS and the 4ch RX front end are 2.39 mm × 1.3 mm and 2.42 mm × 1.62 mm, respectively.

PLL을 이용한 고속 마이크로프로세서용 32MHz~1GHz 광대역 클럭발생회로 (A PLL Based 32MHz~1GHz Wide Band Clock Generator Circuit for High Speed Microprocessors)

  • 김상규;이재형;이수형;정강민
    • 한국정보처리학회논문지
    • /
    • 제7권1호
    • /
    • pp.235-244
    • /
    • 2000
  • 본 연구에서 PLL을 이용한 고속 마이크로프로세서용 클럭발생회로를 설계하였다. 이 회로는 32MHz${\sim}$1GHz 클럭을 발생시키며 마이크로프로세서내에 내장될 수 있다. 동적 차동래치를 사용하여 고속 D Flip-Flop을 설게하였고 이에 의거한 새로운 형태의 위상주파수 검출기를 제시하였다. 이 검출기는 위상민감도오차가 매우 적으며 이를 사용한 PLL은 위상오차가 적은 우수한 위상특성을 지닌다. 또한 전압제어발진기 VCO의 선형적 제어를 위하여 전압-전류 변환기가 구동하는 전류제어 발진기로 구성된 새로운 구조의 VCO를 제시하였다. 이러한 PLL에서 제어전압 범위를 1V${\sim}$5V로 넓히고 발생클럭의 주파수를 32 MHz${\sim}$1 GHz로 증가시킬 수 있었다. 클럭발생회로는 $0.65\;{\mu}m$ CMOS 기술을 이용하여 설계하였다. 이 회로는 $1.1\;{\mu}s$의 lock-in 시간과 20mW 이하의 전력소비를 갖는다.

  • PDF

OTM(On-The-Move) 위성 통신 시스템을 위한 저잡음 증폭기 출력채널 단일화 구조 및 위상보정 방안 (Double-Input Singe-Output Architecture of LNA and Correction Method of Phase Variation for OTM Satellite Communication System)

  • 권건섭;유흥균;허종완;황기민;장명진
    • 한국통신학회논문지
    • /
    • 제40권1호
    • /
    • pp.1-8
    • /
    • 2015
  • 본 논문에서 제안된 OTM(On-The-Move) 위성통신 시스템은 차량에 탑재하여 주행중에도 위성통신을 제공하기 위해 다중모드 모노펄스 추적 방식을 사용한다. 이 방식에서는 저잡음 증폭기(Low Noise Amplifer)가 2개의 입력과 2개의 출력을 가지는 것이 기본 설계 구조이나, 본 논문에서는 OTM 위성통신 시스템의 소형 경량화를 위해 저잡음 증폭기 내에 하향변환부를 추가한 출력채널 단일화 구조를 제안한다. 그러나 출력 채널 단일화 구조에서는 기본모드와 고차모드 경로에서 시간에 따른 위상 차이의 변화가 발생하므로 저잡음 증폭기내에 파일럿 신호를 추가하여 파일럿 신호 위상차와 비교함으로써 시간에 따른 위상 변화를 제거하는 방안을 제시하고 주행시험을 통해 검증한다.

BER DEGRADATION DUE TO THE PHASE NOISE SPECTRAL SHAPE IN LMDS SYSTEMS

  • Kim, Youngsun;Song, Jong-In;Kim, Kiseon
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2000년도 ITC-CSCC -1
    • /
    • pp.113-116
    • /
    • 2000
  • Phase noise of oscillator gives the performance degradation significantly when a high carrier frequency and low transmission rate are used. The BER(Bit Error Rates) degradation of QPSK(Quadrature Phase Shift Keying) transmission is analyzed with the oscillator phase noise level specified in downstream physical interface of LMDS(Local Multipoint Distribution Services) which is described in DAVIC(Digital Audio Visual Council). The model used for the phase noise is a power-law model. We also investigated the effects of the various transmission rates on system performance. For the transmission rate below 0.5 Mbps, the BER performance is severely degraded and we verified that the transmission rate, 20 Mbps, is adequate for the downstream of LMDS systems.

  • PDF

전류오차 백터 제어방식에 의한 새로운 형태의 전류 제어 PWM 전압형 정류기 (Novel Current Controlled PWM-VSC Converter Using Current Error Vector Control)

  • 박민호;최재호
    • 대한전기학회논문지
    • /
    • 제38권4호
    • /
    • pp.261-268
    • /
    • 1989
  • A novel current controlled PWM voltage source type converter and control strategy is proposed that is able to draw nearly sinusoidal current at unity power factor from three phase power lines. Current error vector control scheme is used which has two operating states : low harmonic current content state and quick current response state. The state is changed according to the current error to optimize the steady state and transient state performances. To regulate the dc oupput voltage, the magnitude of the reference current is determined by a controller dc voltage error. The ac input power factor can be controlled with unity, and even leading or lagging by adjusting the relative position of the reference current with respect to the supply voltage.

  • PDF

Vibration-Robust Attitude and Heading Reference System Using Windowed Measurement Error Covariance

  • Kim, Jong-Myeong;Mok, Sung-Hoon;Leeghim, Henzeh;Lee, Chang-Yull
    • International Journal of Aeronautical and Space Sciences
    • /
    • 제18권3호
    • /
    • pp.555-564
    • /
    • 2017
  • In this paper, a new technique for attitude and heading reference system (AHRS) using low-cost MEMS sensors of the gyroscope, accelerometer, and magnetometer is addressed particularly in vibration environments. The motion of MEMS sensors interact with the scale factor and cross-coupling errors to produce random errors by the harsh environment. A new adaptive attitude estimation algorithm based on the Kalman filter is developed to overcome these undesirable side effects by analyzing windowed measurement error covariance. The key idea is that performance degradation of accelerometers, for example, due to linear vibrations can be reduced by the proposed measurement error covariance analysis. The computed error covariance is utilized to the measurement covariance of Kalman filters adaptively. Finally, the proposed approach is verified by using numerical simulations and experiments in an acceleration phase and/or vibrating environments.

UAV 공중 네트워크를 위한 손실 없는 Polyphase I/Q 네트워크 및 능동 벡터 변조기 기반 빔-포밍 수신기 (Polyphase I/Q Network and Active Vector Modulator Based Beam-Forming Receiver For UAV Based Airborne Network)

  • 정원재;홍남표;장종은;채형일;박준석
    • 한국통신학회논문지
    • /
    • 제41권11호
    • /
    • pp.1566-1573
    • /
    • 2016
  • 본 논문은 무인기(UAV) 기반 공중 네트워크 시스템을 위한 polyphase In-phase/Quadrature-phase(I/Q) 네트워크 기반 빔-포밍 수신부를 제안한다. 제안하는 polyphase I/Q 네트워크는 낮은 Q-factor와 높은 임피던스를 갖기 때문에 작은 손실로 벡터 변조기를 구동할 수 있다. 벡터 변조기는 가변 이득 증폭기(VGA)로 구성되며, In-phase 및 Quadrature-phase 위상 신호의 진폭 제어 및 벡터 합을 통해 위상을 가변한다. 제안하는 빔-포밍 수신부는 TSMC $0.18{\mu}m$ CMOS 공정을 통해 구현하였다. 프로토타입은 5-6GHz 주파수 대역(-40dB 입력)에서 검증하였다. 6bit 벡터 변조기 제어를 통해 $5.6^{\circ}$ LSB (least significant bit)로 $360^{\circ}$ 위상 가변이 가능하다. 위상 오차는 평균 $1.6^{\circ}$이며, 진폭 오차는 평균 0.3dB이다.

평행한 적층 압전 액추에이터로 구성된 진동절삭기의 기구학적 특성 고찰 (Kinematical Characteristics of Vibration Assisted Cutting Device Constructed with Parallel Piezoelectric Stacked Actuators)

  • 노병국;김기대
    • 한국소음진동공학회논문집
    • /
    • 제21권12호
    • /
    • pp.1185-1191
    • /
    • 2011
  • The kinematic characteristics of cutting device significantly affects cutting performance in 2-dimensional elliptical vibration cutting(EVC) where the cutting tool cuts workpiece, traversing a micro-scale elliptical trajectory in a trochoidal motion. In this study, kinematical characteristics of EVC device constructed with two parallel stacked piezoelectric actuators were analytically modeled and compared with the experimental results. The EVC device was subjected to step and low-frequency(0.1 Hz) sinusoidal inputs to reveal only its kinematical displacement characteristics. Hysteresis in the motion of the device was observed in the thrust direction and distinctive skew of the major axis of the elliptical trajectory of the cutting tool was also noticed. Discrepancy in the voltage-to-displacement characteristics of the piezoelectric actuators was found to largely contribute to the skew of the major axis of the elliptical trajectory of the cutting tool. Analytical kinematical model predicted the cutting direction displacement within 10 % error in magnitude with no phase error, but in estimating the thrust direction displacement, it showed a $27^{\circ}$ of phase-lag compared with the measured displacement with no magnitude error.

A Precise Heave Determination System Using Time-Differenced GNSS Carrier Phase Measurements

  • Cho, MinGyou;Kang, In-Suk;Park, Chansik
    • Journal of Positioning, Navigation, and Timing
    • /
    • 제6권4호
    • /
    • pp.149-157
    • /
    • 2017
  • In this study, a system that precisely determines the heave of ship hull was designed using time-differenced GNSS carrier phase measurement, and the performance was examined. First, a technique that calculates precise position relative to the original position based on TDCP measurement for point positioning using only one receiver was implemented. Second, to eliminate the long-cycle drift error occurring due to the measurement error that has not been completely removed by time-differencing, an easily implementable high-pass filter was designed, and the optimum coefficient was determined through an experiment. In a static experiment based on the precise heave measurement system implemented using low-cost commercial GNSS receiver and PC, the heave could be measured with a precision of 2 cm standard deviation. In addition, in a dynamic experiment where it moved up and down with an amplitude of 48 cm and a cycle of 20 seconds, precise heave without drift error could be determined. The system proposed in this study can be easily used for many applications, such as the altitude correction of fish detection radar.

Common Mode Feedback 회로를 위한 저 증폭도 에러증폭기 (A low-Gain Error Amplifier for Common-Mode Feedback Circuit)

  • 정근정;노정진
    • 대한전자공학회논문지SD
    • /
    • 제40권9호
    • /
    • pp.714-723
    • /
    • 2003
  • 아날로그 IC의 signal swing을 증가시키고 노이즈를 감소시키는 효율적이고 기본적인 방법은 fully-differential 회로를 이용하는 것이다. 하지만 differential-mode 신호처리에 영향을 미치는 common-mode 출력 레벨을 안정되도록 하기 위해서는 common-mode feedback (CMFB)회로가 사용되어야 한다. 본 논문에서는 CMFB 구성과 출력 레벨을 안정되도록 하기 위해 사용되는 에러증폭기 회로들의 설계 방법을 기술하고, 트랜지스터들로만 구성된 효율적인 저 증폭도 에러증폭기론 제안한다. 제안된 에러증폭기는 phase margin 증가 및 differential-mode 입력 신호의 swing 폭을 증가시킨다.