• 전자공학회논문지C
• /
• 제35C권6호
• /
• pp.1-8
• /
• 1998

본 논문에서는 동일 칩 내부에 static CMOS와 하이브리드 로직 스타일(hybrid logic style)을 이용하여 저전력 8비트 ELM 덧셈기를 설계하였다. 두 개의 로직 스타일로 설계된 8비트 ELM 덧셈기는 0.8㎛ 단일 폴리 이중 금속, LG CMOS 공정으로 설계되어 측정되었다. 하이브리드 로직 스타일은 CCPL(Combinative Complementary Pass-transistor Logic), Wang's XOR 게이트와 ELM 덧셈기의 속도를 결정하는 임계경로(critical path)를 위한 static CMOS 등으로 구성된다. 칩 측정 결과, 전원 전압 5.0V에서 하이브리드로직으로 구현한 ELM 덧셈기가 static CMOS로 구현한 덧셈기에 비해 각각 전력소모 면에서 9.29%, 지연시간 면에서 14.9%, PDP(Power Delay Product)면에서 22.8%의 향상을 얻었다.

• 복식
• /
• 제65권3호
• /
• pp.28-46
• /
• 2015

The aim of this research is to classify the concept expressed in the mobility of la diff${\acute{e}}$rant play, and supplement logic, which is process of the changeability of fashion style. The specific research questions are as follows: first question deals with the relationship between changeability and la diff${\acute{e}}$rant images, and how la diff${\acute{e}}$rant images are divided by each phase and how their circumduction play is proceeded. The second question is about the important features of the mobility of la diff${\acute{e}}$rant play and the method of la diff${\acute{e}}$rance play. The last topic of this study covers the supplement logic and the condition, and how supplement logic has been applied in the process of changeability of fashion style. This paper deploys a qualitative research method providing a systematic review of the previous studies. To sum it up, the mobility of la diff${\acute{e}}$rant play is the root of power, which is controlling the changeability of fashion style, and the objective of the play is to outline new la diff${\acute{e}}$rant images through spatialization of time. In addition, supplement logicis the method of la diff${\acute{e}}$rant play and the purpose of the logic is to harmonize 'ultimate la diff${\acute{e}}$rant image', which is the phenomenological construction stratum in the state of sub-conscious changeability, and 'immediate la diff${\acute{e}}$rant image', which is the structural construction level stratum in the state of external changeability. This research proves that the intrinsic attribute of changeability is contained the mobility of la diff${\acute{e}}$rant play and supplement logic.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2003년도 ICCAS
• /
• pp.1066-1070
• /
• 2003

Recently technologies have created new principle and theory but the PID control system remains its popularity as the PID controller contains simple structure, including maintenance and parameter adjustment being so simple. Thus, this paper proposes auto tune PID by fuzzy logic controller based on FPGA which to achieve real time and small size circuit board. The digital PID controller design to consist of analog to digital converter which use chip TDA8763AM/3 (10 bit high-speed low power ADC), digital to analog converter which use two chip DAC08 (8 bit digital to analog converters) and fuzzy logic tune digital PID processor embedded on chip FPGA XC2S50-5tq-144. The digital PID processor was designed by fundamental PID equation which architectures including multiplier, adder, subtracter and some other logic gate. The fuzzy logic tune digital PID was designed by look up table (LUT) method which data storage into ROM refer from trial and error process. The digital PID processor verified behavior by the application program ModelSimXE. The result of simulation when input is units step and vary controller gain ($K_p$, $K_i$ and $K_d$) are similarity with theory of PID and maximum execution time is 150 ns/action at frequency are 30 MHz. The fuzzy logic tune digital PID controller based on FPGA was verified by control model of level control system which can control level into model are correctly and rapidly. Finally, this design use small size circuit board and very faster than computer and microcontroller.

• 한국지능시스템학회:학술대회논문집
• /
• 한국퍼지및지능시스템학회 2001년도 추계학술대회 학술발표 논문집
• /
• pp.74-77
• /
• 2001

One of the most important technology in PA(Factory Automation) is to construct the diagnostic system for manufacturing process. To improve the productibility in the factory, the state of tools such as bite, drill, endmill should be monitored continuously. In this study, fuzzy logic was used to check the wear of drill in drilling process. The input variables to construct the fuzzy rules are cutting force and the rate of cutting force's change. The experiment was done with the fixed spindle speed and feed rate in cutting condition.

• 한국경영과학회:학술대회논문집
• /
• 대한산업공학회/한국경영과학회 1996년도 춘계공동학술대회논문집; 공군사관학교, 청주; 26-27 Apr. 1996
• /
• pp.502-504
• /
• 1996

Plate(후판) design은 수요가 주문시 지정size(두께, 폭)로 부터 당사 압연 process를 거치면서 발생하는 지시대비 실적간의 차이를 보정하여 최종적으로 산출하게 되며, 이러한 과정은 제품생산시 size 부족으로 인한 불량 발생을 방지하는데 그 목적이 있다. Process진행중 size실적은 .gamma.-ray등 각종 측정기기로 부터 자동 측정되며 이는 process computer로 부터 main computer로 일별 전송되어 3개월 동안 조업관리 DATA BASE에 누적관리되고 있다. 본 연구는 이러한 조업실적을 근거로 제조과정에서 발생하는 size오차를 probability theory과 MULTI-REGRESSION 기법을 적용하여 DESIGN LOGIC을 개발, 제품 실수율을 향상하는데 그 목적이 있다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2003년도 ICCAS
• /
• pp.2258-2263
• /
• 2003

This paper presents the design and development of an optimal fuzzy logic controller (FLC) for a laser tracking system. An optimal intelligent fuzzy logic controller was founded on integral criterion of the fuzzy models and three-dimensional fuzzy control. Research had been also concentrated on the methods for multivariable fuzzy models for the purposes of real-time process. Simulation results have shown remarkable tracking performance of this fuzzy PID controller.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1998년도 추계종합학술대회 논문집
• /
• pp.695-698
• /
• 1998

Today SOC(system on a chip) is a trend in VLSI design society. Especially MML(merged memory Logic) process provides designers with good chances to implement SOC which is consists of DRAM, SRAM, Logic and A/D mixed mode ciruit blocks. Designers need good circuit library which is reliable and easy to tune for specific design. For this need we present semi-automated analog compiler methodology. And we aplied this design methodology to resistor-string DAC design.

• 한국학교수학회논문집
• /
• 제1권1호
• /
• pp.29-34
• /
• 1998

We proposed the teaching method about the logical inference in highschool using Logic Network. This method that we proposed is better than Vendiagram method because that is able to represent the more conditions in plane. The contents of this paper explained the method that conclusion is drived from given conditions using Logic Network. And we gave some examples of the process of logical inference.

• 전자공학회논문지A
• /
• 제29A권4호
• /
• pp.64-73
• /
• 1992

This paper presents the design of multi-level logic optimization algorithm and the development of the SMILE system based on the algorithm. Considering the fanin constraints in algorithmic level, SMILE performs global and local optimization in a predefined sequence using heuristic information. Designed under the Sogang Silicon Compiler design environment, SMILE takes the SLIF netlist or Berkeley equation formats obtained from high-level synthesis process, and generates the optimized circuits in the same format. Experimental results show that SMILE produces the promising results for some circuits from MCNC benchmarks, comparable to the popularly used multi-level logic optimization system, MIS.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 ITC-CSCC -2
• /
• pp.677-680
• /
• 2000

The technique of reinforcement learning algorithm is extended to solve the multiobjective control problem for uncertain dynamic systems. A multiobjective adaptive critic structure is proposed in order to realize a max-min method in the reinforcement learning process. Also, the proposed reinforcement learning technique is applied to a multiobjective satisfactory fuzzy logic controller design in which fuzzy logic subcontrollers are assumed to be derived from human experts. Some simulation results are given in order to show effectiveness of the proposed method.