• Title/Summary/Keyword: logic device

Search Result 385, Processing Time 0.03 seconds

The Write Characteristics of SONOS NOR-Type Flash Memory with Common Source Line (공통 소스라인을 갖는 SONOS NOR 플래시 메모리의 쓰기 특성)

  • An, Ho-Myoung;Han, Tae-Hyeon;Kim, Joo-Yeon;Kim, Byung-Cheul;Kim, Tae-Geun;Seo, Kwang-Yell
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.11a
    • /
    • pp.35-38
    • /
    • 2002
  • In this paper, the characteristics of channel hot electron (CHE) injection for the write operation in a NOR-type SONOS flash memory with common source line were investigated. The thicknesses of he tunnel oxide, the memory nitride, and the blocking oxide layers for the gate insulator of the fabricated SONOS devices were $34{\AA}$, $73{\AA}$, and $34{\AA}$, respectively. The SONOS devices compared to floating gate devices have many advantages, which are a simpler cell structure, compatibility with conventional logic CMOS process and a superior scalability. For these reasons, the introduction of SONOS device has stimulated. In the conventional SONOS devices, Modified Folwer-Nordheim (MFN) tunneling and CHE injection for writing require high voltages, which are typically in the range of 9 V to 15 V. However CHE injection in our devices was achieved with the single power supply of 5 V. To demonstrate CHE injection, substrate current (Isub) and one-shot programming curve were investigated. The memory window of about 3.2 V and the write speed of $100{\mu}s$ were obtained. Also, the disturbance and drain turn-on leakage during CHE injection were not affected in the SONOS array. These results show that CHE injection can be achieved with a low voltage and single power supply, and applied for the high speed program of the SONOS memory devices.

  • PDF

DCM DC-DC Converter for Mobile Devices (모바일 기기용 DCM DC-DC Converter)

  • Jung, Jiteck;Yun, Beomsu;Choi, Joongho
    • Journal of IKEEE
    • /
    • v.24 no.1
    • /
    • pp.319-325
    • /
    • 2020
  • In this paper, a discontinuous-conduction mode (DCM) DC-DC buck converter is presented for mobile device applications. The buck converter consists of compensator for stable operations, pulse-width modulation (PWM) logic, and power switches. In order to achieve small hardware form-factor, the number of off-chip components should be kept to be minimum, which can be realized with simple and efficient frequency compensation and digital soft start-up circuits. Burst-mode operation is included for preventing the efficiency from degrading under very light load condition. The DCM DC-DC buck converter is fabricated with 0.18-um BCDMOS process. Programmable output with external resistors is typically set to be 1.8V for the input voltage between 2.8 and 5.0V. With a switching frequency of 1MHz, measured maximum efficiency is 92.6% for a load current of 100mA.

Design of Area-efficient Feature Extractor for Security Surveillance Radar Systems (보안 감시용 레이다 시스템을 위한 면적-효율적인 특징점 추출기 설계)

  • Choi, Yeongung;Lim, Jaehyung;Kim, Geonwoo;Jung, Yunho
    • Journal of IKEEE
    • /
    • v.24 no.1
    • /
    • pp.200-207
    • /
    • 2020
  • In this paper, an area-efficient feature extractor was proposed for security surveillance radar systems and FPGA-based implementation results were presented. In order to reduce the memory requirements, features extracted from Doppler profile for FFT window-size are used, while those extracted from total spectrogram for frame-size are excluded. The proposed feature extractor was design using Verilog-HDL and implemented with Xilinx Zynq-7000 FPGA device. Implementation results show that the proposed design can reduce the logic slice and memory requirements by 58.3% and 98.3%, respectively, compared with the existing research. In addition, security surveillance radar system with the proposed feature extractor was implemented and experiments to classify car, bicycle, human and kickboard were performed. It is confirmed from these experiments that the accuracy of classification is 93.4%.

Performance Test of Sensorless Speed Control Logic for Gas Turbine Starter (가스터빈 기동장치 센서리스 속도제어로직 성능실험)

  • Ryu, Hoseon;Moon, jooyoung;Lee, Uitaek;Lee, Joohyun;Kang, Yunmo;Park, Manki
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.66 no.2
    • /
    • pp.69-75
    • /
    • 2017
  • The gas turbine static starter rotates the stationary synchronous machine by the interaction of the rotor and the stator. The detection from the initial position of the rotor has been an important issue to drive with optimum torque. Previously, the gas turbine starter was used by attaching the encoder to the synchronous machine, but the position and velocity of the rotor have been estimated by sensor-less method until recently due to the difficulty in attaching and detaching and damage caused by the shaft voltage noise. In this paper, Rotor initial(stationary state) position estimation, forced commutation control(speed less than 10%), and natural commutation control(speed more than 10%) method using magnetic flux with integrated terminal voltage were presented and the sensor-less speed control performance was verified. As a result of making and evaluating the 29 kVA synchronous machine and the starting device, the performance of each control mode was satisfactory. Furthermore, the applied technology is expected to be used for the development of the gas turbine starter of tens of MW class and the field application.

A study on the solar assisted heating system with refrigerant as working fluid (냉매를 작동유체로 사용하는 태양열 난방시스템에 관한 연구)

  • Kim, Ji-Young;Ko, Gawng-Soo;Park, Youn-Cheol
    • Journal of the Korean Solar Energy Society
    • /
    • v.25 no.4
    • /
    • pp.37-44
    • /
    • 2005
  • An experimental study was conducted to analyze performance of a heating system with variation of control logic of the system. The system uses a solar as heat source and composed with heat pump that uses R-22 as working fluid. The difference between the developed system and the commercially available heating system is working fluid. The solar assisted heating system which was widely distributed in the market uses water as a working fluid. It could be freezing in case of the temperature drops down under freezing point. The anti-freezing fluids such as methyl-alcohol or ethylene-glycol are mixed with the water to protect the freezing phenomena. However, the system developed in this study uses a refrigerant as a working fluid. It makes the system to run under zero degree temperature conditions. Another difference of the developed system compare with commercial available one is auxiliary heating method. The developed system has removed an auxiliary electric heater that has been used in conventional solar assisted heating system. Instead of the auxiliary electric heater, an air source heat exchanger which generally used as an evaporator of a heat pump was adapted as a backup heating device of the developed system. As results, an efficiency of the developed system is higher than a solar assisted heat pump with auxiliary electric heater. The merit of the developed system is on the performance increment when the system operates at a lower solar energy climate conditions. In case of the developed system operates at a normal condition, COP of the solar collector driven heat pump is higher than the air source heat exchanger driven heat pump's.

An Efficient CPLD Technology Mapping considering Area and the Time Constraint (시간 제약 조건과 면적을 고려한 효율적인 CPLD 기술 매핑)

  • Kim Jae-Jin;Lee Kwan-Houng
    • Journal of the Korea Society of Computer and Information
    • /
    • v.10 no.3 s.35
    • /
    • pp.11-18
    • /
    • 2005
  • In this paper, we propose a new technology mapping algorithm for CPLD consider area under time constraint. This algorithm detect feedbacks from boolean networks, then variables that have feedback are replaced to temporary variables. Creating the temporary variables transform sequential circuit to combinational circuit. The transformed circuits are represented to DAG. After traversing all nodes in DAG, the nodes that have output edges more than two are replicated and reconstructed to fanout free tree. Using time constraints and delay time of device, the number of graph partitionable multi-level is decided. Several nodes in partitioned clusters are merged by collapsing, and are fitted to the number of OR-terms in a given CLB by bin packing. Proposed algorithm have been applied to MCNC logic synthesis benchmark circuits, and have reduced the number of CLBs by $62.2\%$ than those of DDMAP. And reduced the number of CLBs by $17.6\%$ than those of TEMPLA.

  • PDF

A Study on the Developing Method of HIF Monitoring Data using Wavelet Coefficient (웨이브렛 계수를 이용한 고저항 지락고장 감시데이터 산출방법 연구)

  • Jung, Young-Beom;Jung, Yeon-Ha;Kim, Kil-Sin;Lee, Byung-Sung;Bae, Seung-Chul
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.62 no.2
    • /
    • pp.155-163
    • /
    • 2013
  • As the increasing HIF(High Impedance Fault) with the arc cannot be easily detected for the low fault current magnitude compared to actual load in distribution line. However, the arcing current shows that the magnitude varies with time and the signal is asymmetric. In addition, discontinuous changes occur at starting point of arc. Considering these characteristics, wavelet transformation of actual current data shows difference between before and after the fault. Althogh raw data(detail coefficient) of wavelet transform may not be directly applied to HIF detection logic in a device, there are several developing methods of HIF monitoring data using the original wavelet coefficients. In this paper, a simple and effective developing methods of HIF monitoring data were analized by using the signal data through an actual HIF experiment to apply them to economic devices. The methods using the sumation of the wavelet coefficient squares in one cycle of the fundamental frequency as the energies of the wavelet coefficeits and the sumation of the absolute values were compared. Besides, the improved method which less occupies H/W resouces and can be applied to field detection devices was proposed. and also Verification of this HIF detection method through field test on distribution system in KEPCO power testing center was performed.

Hardware Design of High Performance ALF in HEVC Encoder for Efficient Filter Coefficient Estimation (효율적인 필터 계수 추출을 위한 HEVC 부호화기의 고성능 ALF 하드웨어 설계)

  • Shin, Seungyong;Ryoo, Kwangki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.2
    • /
    • pp.379-385
    • /
    • 2015
  • This paper proposes the hardware architecture of high performance ALF(Adaptive Loop Filter) for efficient filter coefficient estimation. In order to make the original image which has high resolution and high quality into highly compressed image effectively and also, subjective image quality into improved image, the ALF technique of HEVC performs a filtering by estimating filter coefficients using statistical characteristics of image. The proposed ALF hardware architecture is designed with a 2-step pipelined architecture for a reduction in performance cycle by analysing an operation relationship of Cholesky decomposition for the filter coefficient estimation. Also, in the operation process of the Cholesky decomposition, a square root operation is designed to reduce logic area, computation time and computation complexity by using the multiplexer, subtracter and comparator. The proposed hardware architecture is designed using Xilinx ISE 14.3 Vertex-7 XC7VCX485T FPGA device and can support 4K UHD@40fps in real time at a maximum operation frequency of 186MHz.

An Extended I-O Modeling Methodology based on FSM (유한상태기계에 기반한 확장된 I-O 모델링 방법론)

  • Oh, Soo-Yeon;Wang, Gi-Nam;Kim, Ki-Hyung;Kim, Kangseok
    • Journal of the Korea Society for Simulation
    • /
    • v.25 no.4
    • /
    • pp.21-30
    • /
    • 2016
  • Recently manufacturing companies have used PLC control programs popularly for their automated production systems. Since the life cycle of production process is not so long, the change of the production lines occur frequently. Most of changes happen with modification of the position information and control process of the equipment. PLC control program is also modified based on the fundamental process. Therefore, to verify new PLC program by configuring virtual space according to real environment is needed. In this paper we show a logical modeling method, based on Timed-FSA useful for sequence control and dead-lock prevention. There is a problem wasting user's labor and time when defining a variety of states in a device. To overcome this problem, we propose an extended I-O model based on existing methods by adding a token concept of Petri Nets. Also we will show the usability of the extended I-O modeling through user study.

Real-time hybrid simulation of smart base-isolated raised floor systems for high-tech industry

  • Chen, Pei-Ching;Hsu, Shiau-Ching;Zhong, You-Jin;Wang, Shiang-Jung
    • Smart Structures and Systems
    • /
    • v.23 no.1
    • /
    • pp.91-106
    • /
    • 2019
  • Adopting sloped rolling-type isolation devices underneath a raised floor system has been proved as one of the most effective approaches to mitigate seismic responses of the protected equipment installed above. However, pounding against surrounding walls or other obstructions may occur if such a base-isolated raised floor system is subjected to long-period excitation, leading to adverse effects or even more severe damage. In this study, real-time hybrid simulation (RTHS) is adopted to assess the control performance of a smart base-isolated raised floor system as it is an efficient and cost-effective experimental method. It is composed of multiple sloped rolling-type isolation devices, a rigid steel platen, four magnetorheological (MR) dampers, and protected high-tech equipment. One of the MR dampers is physically tested in the laboratory while the remainders are numerically simulated. In order to consider the effect of input excitation characteristics on the isolation performance, the smart base-isolated raised floor system is assumed to be located at the roof of a building and the ground level. Four control algorithms are designed for the MR dampers including passive-on, switching, modified switching, and fuzzy logic control. Six artificial spectrum-compatible input excitations and three slope angles of the isolation devices are considered in the RTHS. Experimental results demonstrate that the incorporation of semi-active control into a base-isolated raised floor system is effective and feasible in practice for high-tech industry.