• Title/Summary/Keyword: load-balanced

Search Result 259, Processing Time 0.022 seconds

Dead Time Compensation of Stand-alone Inverter Under Unbalanced Load (불평형부하 시 독립형 인버터의 데드타임 보상기법)

  • Jeong, Jinyong;Jo, Jongmin;Lee, Junwon;Chae, Woo-Kyu;Cha, Hanju
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.20 no.2
    • /
    • pp.115-121
    • /
    • 2015
  • Stand-alone inverter supplies constant voltage to loads. However, when a three-phase stand-alone inverter supplies unbalanced load, the generated output voltages also become unbalanced. The nonlinear characteristics of inverter dead time cause a more serious distortion in the output voltage. With unbalanced load, voltage distortion caused by dead time differs from voltage distortion under balanced load. Phase voltages in the stationary reference frame include unbalanced odd harmonics and then, d-q axis voltages in the synchronous reference frame have even harmonics with different magnitude, which are mitigated by the proposed multiple resonant controller. This study analyzes the voltage distortion caused by unbalanced load and dead time, and proposes a novel dead time compensation method. The proposed control method is tested on a 10-kW stand-alone inverter system, and shows that total harmonic distortion (THD) is reduced to 1.5% from 4.3%.

A 3~5 GHz UWB Up-Mixer Block Using 0.18-μm CMOS Technology

  • Kim, Chang-Wan
    • Journal of electromagnetic engineering and science
    • /
    • v.8 no.3
    • /
    • pp.91-95
    • /
    • 2008
  • This paper presents a direct-conversion I/Q up-mixer block, which supports $3{\sim}5$ GHz ultra-wideband(UWB) applications. It consists of a VI converter, a double-balanced mixer, a RF amplifier, and a differential-to-single signal converter. To achieve wideband characteristics over $3{\sim}5$ GHz frequency range, the double-balanced mixer adopts a shunt-peaking load. The proposed RF amplifier can suppress unwanted common-mode input signals with high linearity. The proposed direct-conversion I/Q up-mixer block is implemented using $0.18-{\mu}m$ CMOS technology. The measured results for three channels show a power gain of $-2{\sim}-9$ dB with a gain flatness of 1dB, a maximum output power level of $-7{\sim}-14.5$ dBm, and a output return loss of more than - 8.8 dB. The current consumption of the fabricated chip is 25.2 mA from a 1.8 V power supply.

Efficient Cluster Radius and Transmission Ranges in Corona-based Wireless Sensor Networks

  • Lai, Wei Kuang;Fan, Chung-Shuo;Shieh, Chin-Shiuh
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.8 no.4
    • /
    • pp.1237-1255
    • /
    • 2014
  • In wireless sensor networks (WSNs), hierarchical clustering is an efficient approach for lower energy consumption and extended network lifetime. In cluster-based multi-hop communications, a cluster head (CH) closer to the sink is loaded heavier than those CHs farther away from the sink. In order to balance the energy consumption among CHs, we development a novel cluster-based routing protocol for corona-structured wireless sensor networks. Based on the relaying traffic of each CH conveys, adequate radius for each corona can be determined through nearly balanced energy depletion analysis, which leads to balanced energy consumption among CHs. Simulation results demonstrate that our clustering approach effectively improves the network lifetime, residual energy and reduces the number of CH rotations in comparison with the MLCRA protocols.

The study of self excited type brushless charging generator, it has generated region (발전영역을 갖은 자동형 brushless 충전발전기에 관한 연구)

  • Byung In Oh
    • 전기의세계
    • /
    • v.18 no.4
    • /
    • pp.7-15
    • /
    • 1969
  • In this method the condenser excite winding has the phase angle of 90 electrical degree, with the load winding in stator. The condenser excite wing is connected with the condenser while the load winding is with the full rectifer. Direct and quardrature axis components of rotating field winding are composed, of balanced two phase winding, and each one of them is connected with half wave rectifiers. Initically, small amount of lead current can be induced at the condenser excite winding by residual magnetism of rotor. The induced lead current forces the rotating field winding to be excited by synchronous alternating magnetic field. The speed electromotive force, there for, induced in rotating field winding shall electro magnetize the rotating field pole by rotating half wave rectifiers. In the case of the charging generator directly coupled with engines at the operation of wide range speed, the generated region, such as vehicles, aircraft, ships etc, is occured. In conclusion, we can take the advantage of, omitting of voltage regurator and current limiter for charging load and reducing the consumption of fuel using the generated region which can be devided in to Impossible generated region, Generated region, and suspension generated region.

  • PDF

Unbalance load current of Operating in Parallel of Lead acid batteries connection condition (납 축전지 병렬운전시 발생하는 전류 불평형 현상분석 및 대책)

  • 반한식;곽철훈;최규하;목형수
    • Proceedings of the KIPE Conference
    • /
    • 1999.07a
    • /
    • pp.210-213
    • /
    • 1999
  • A battery is the device that transforms the chemical energy into the direct-current electrical energy directly without a mechanical process. Unit cells are connected in series to obtain the necessary voltage, while being connected in parallel to organize capacity for load current and to decrease the internal resistance for corresponding the sudden shift of the load current. The circular-current, however, could be occurred when the system is driven in parallel. As a result, the new batteries are heated by over-change and discharge, and the over charge current makes to increase the rust of the positive grid and consequently the shortened life of the new batteris would be shown. In this paper, the internal resistance of charge and discharge will be balanced, through inserting the resistance into the system by way of calculation of the changed amount of internal resistance.

  • PDF

A Voltage and Frequency Controller for Stand Alone Pico Hydro Generation

  • Kasal, Gaurav Kumar;Singh, Bhim
    • Journal of Power Electronics
    • /
    • v.9 no.2
    • /
    • pp.267-274
    • /
    • 2009
  • This paper deals with a voltage and frequency (VF) controller for an isolated power generation system based on an asynchronous generator (AG) driven by a pico hydro turbine. The proposed controller is a combination of a static compensator (STATCOM) and an electronic load controller (ELC) for decoupled control of the reactive and active powers of the AG system to control the voltage and frequency respectively. The proposed generating system along with its VF controller is modeled in MATLAB using SIMULINK and PSB (Power System Block Sets) toolboxes. The performance of the controller is verified for the proposed system and feeding various types of consumer load such as linear/non-linear, balanced/unbalanced and dynamic loads.

Analysis on the Harmonic Characteristics of Nonlinear Load Operated by Unbalance Voltage (불평형 전압으로 운전하는 비선형 부하의 고조파 특성 분석)

  • 김종겸;이은웅;이동주
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.52 no.10
    • /
    • pp.491-500
    • /
    • 2003
  • Most of the loads in industrial power distribution systems are balanced and connected to three wires power systems. However, in the user power distribution systems, most of the loads are single & three phase and unbalanced, generating a large amount of non-characteristic harmonics. With the advent of power electronics and proliferation of non-linear loads in industrial power applications, power harmonics and their effects on power quality are a topic of concern. Harmonics by the unbalance voltage and non-linear loads, cause the increase of machine loss and heating. In order to allow current harmonic compensation, a filter must be installed. This paper describes the performance of passive filter under the voltage unbalance and non-linear load.

Load and Capacitor Stacking Topologies for DC-DC Step Down Conversion

  • Mace, Jules;Noh, Gwangyol;Jeon, Yongjin;Ha, Jung-Ik
    • Journal of Power Electronics
    • /
    • v.19 no.6
    • /
    • pp.1449-1457
    • /
    • 2019
  • This paper presents two voltage domain stacking topologies for powering integrated digital loads such as multiprocessors or 3D integrated circuits. Pairs of loads and capacitors are connected in series to form a stack of voltage domains. The voltage is balanced by switching the position of the capacitors in one case and the position of the loads in the other case. This method makes the voltage regulation robust to large differential load power consumption. The first configuration can be named the load stacking topology. The second configuration can be named the capacitor stacking topology. This paper aims at proposing and comparing these two topologies. Models of both topologies and a switching scheme are presented. The behavior, control scheme, losses and overall performance are analyzed and compared theoretically in simulation and experiments. Experimental results show that the capacitor stacking topology has better performance with a 30% voltage ripple reduction.

Load-Balanced One-hop Overlay Multipath Routing with Path Diversity

  • Liao, Jianxin;Tian, Shengwen;Wang, Jingyu;Li, Tonghong;Qi, Qi
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.8 no.2
    • /
    • pp.443-461
    • /
    • 2014
  • Overlay routing has emerged as a promising approach to improve reliability and efficiency of the Internet. For one-hop overlay source routing, when a given primary path suffers from the link failure or performance degradation, the source can reroute the traffic to the destination via a strategically placed relay node. However, the over-heavy traffic passing through the same relay node may cause frequent package loss and delay jitter, which can degrade the throughput and utilization of the network. To overcome this problem, we propose a Load-Balanced One-hop Overlay Multipath Routing algorithm (LB-OOMR), in which the traffic is first split at the source edge nodes and then transmitted along multiple one-hop overlay paths. In order to determine an optimal split ratio for the traffic, we formulate the problem as a linear programming (LP) formulation, whose goal is to minimize the worse-case network congestion ratio. Since it is difficult to solve this LP problem in practical time, a heuristic algorithm is introduced to select the relay nodes for constructing the disjoint one-hop overlay paths, which greatly reduces the computational complexity of the LP algorithm. Simulations based on a real ISP network and a synthetic Internet topology show that our proposed algorithm can reduce the network congestion ratio dramatically, and achieve high-quality overlay routing service.

Load Balanced Cost Calculation Scheme for Efficient Precomputation of QoS Routes (QoS경로의 효율적인 선계산을 위한 부하균등 비용산정 방식)

  • 홍종준;김승훈;이균하
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.26 no.11C
    • /
    • pp.140-147
    • /
    • 2001
  • In this paper, we propose a scheme of calculating resources\` costs for precomputation in QoS routing schemes. This scheme is effective in respect to the g1oba1 network utilization and the balanced use of network resources. We also propose a QoS routing scheme for transit and intra traffic in a large scale of domain-based network. For a domain in the network, the routing scheme first precomputes multiple paths between all pairs of ingress and egress border routers while considering balancing of the expected load and then selects paths with the probability of path selection. We, therefore, expect that the paths are better than any other paths in respect to reserving the network resources on paths. The routing scheme combines inter and intra domain routings seamlessly and uses the same cost calculation scheme. And for analysis of a load balancing cost calculation proposed a simulation is done.

  • PDF