• Progress in Superconductivity and Cryogenics
• /
• v.23 no.3
• /
• pp.51-54
• /
• 2021

The DC system has less power loss compared to the AC system because there is no influence of frequency and dielectric loss. However, the zero-crossing point of the current is not detected in the event of a short circuit fault, and it is difficult to interruption due to the large fault current that occurs during the opening, so the reliability of the DC breaker is required. As a solution to this, an LC resonance DC circuit breaker combined a superconducting element has been proposed. This is a method of limiting the fault current, which rises rapidly in case of a short circuit fault, with the quench resistance of the superconducting element, and interruption the fault current passing through the zero-crossing point through LC resonance. The superconducting current limiting element combined to the DC circuit breaker plays an important role in reducing the electrical burden of the circuit breaker. However, at the beginning of a short circuit fault, superconducting devices also have a large electrical burden due to large fault currents, which can destroy the element. In this paper, the reactor is connected to the source side of the circuit using PSCAD/EMTDC. After that, the change of the fault current according to the reactor capacity and the electrical burden of the superconducting element were confirmed through simulation. As a result, it was confirmed that the interruption time was delayed as the capacity of the reactor connected to the source side increased, but peak of the fault current decreased, the zero-crossing point generation time was shortened, and the electrical burden of the superconducting element decreased.

• Journal of the Semiconductor & Display Technology
• /
• v.21 no.2
• /
• pp.101-106
• /
• 2022

In this paper, WBG semiconductor such as SiC and GaN were applied as power switches for LCL circuit that can be applied to satellite power systems and the test results of the LCL circuit are reported. P-channel MOSFET and N-channel MOSFET, which were generally used in the conventional LCL circuit, were applied together to expand the utility of the test results. The design and stability evaluation were performed using a Micro Cap circuit simulation program. For the test circuit, a module using each switch was manufactured, and a total of 5 modules were manufactured and the steady state and transient state characteristics were compared. From the experimental results, the LCL circuit for power supply of the satellite power system constructed in this paper satisfied the constant current and constant voltage conditions under various operating conditions. The P-channel MOSFET showed the lowest efficiency characteristics, and the three N-channel switches of Si, SiC and GaN showed relatively high efficiency characteristics of up to 99.05% or more. In conclusion, it was verified that the on-resistor of the switch had a direct effect on the efficiency and loss characteristics.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.27 no.1
• /
• pp.26-32
• /
• 2022

This paper proposes a power system that includes a 120k W fuel cell DC-DC converter (FDC) and 30 kW bidirectional DC-DC converter (BHDC) for a 150 kW fuel-cell vehicle. With a high DC link voltage of 800 V, the efficiency and power density of the power electronic components are improved. Through the modular design of FDC and BHDC, electric components are shared, resulting in reduced mass production costs. The switching frequency of 30 kHz of full SiC devices and optimal design of coupled inductor reduce the volume, achieving a power density of 8.3 kW/L. Furthermore, a synergetic operation strategy using variable limiter control of FDC and BHDC was proposed to efficiently operate the fuel cell vehicle considering the fuel cell stack efficiency according to the load. Finally, the performance of the prototype was verified by Highway Fuel Economy Driving Schedule testing, EMI test, and the linked operation between FDC and BHDC. The full load efficiencies of the FDC and BHDC prototypes are 98.47% and 98.74%, respectively.

• Progress in Superconductivity and Cryogenics
• /
• v.8 no.2
• /
• pp.29-32
• /
• 2006

An advanced superconducting fault current limiter (SFCL) using $high-T_c$ superconducting (HTS) wire has been developed. The SFCL has a non-inductively wound magnet for reducing loss in normal state. Two types of non-inductively wound magnets, the solenoid type and the pancake type, were designed and manufactured by using Bi-2223 wire in this research. Short-circuit tests of the magnets were performed in sub-cooled $LN_2$ cooling system of 65 K. The magnets are thermally more stable and have a higher critical current in 65 K sub-cooled $LN_2$ cooling system than in 77 K saturated one. Because the resistivity of matrix at 65 K is lower than the resistivity at 77 K, the magnets generate a small resistance to reduce the fault current when the quench occurs. The magnets could limit the fault current to low current level with such a small resistance. The current limiting characteristic of the magnets was analyzed from the test result. The solenoid type was wound in parallel to make it non-inductive. The pancake type was also connected in parallel to be compared with the solenoid type in the same condition. The solenoid type was found to have a good thermal stability compared with the pancake type. It also had as large resistance as the pancake type to limit the fault current in sub-cooled $LN_2$ cooling system.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.22 no.6
• /
• pp.149-154
• /
• 2022

Due to high power capabilities and high linearity of GaN devices, GaN Low-Noise Amplifiers (LNAs) without a limiter can be implemented in order to improve noise figure and reduce chip area in radar receivers. In this paper, a GaN LNA is presented for Ka-band radar receivers. The designed LNA was realized in a 150-nm GaN HEMT process and measurement results show that the voltage gain of >23 dB and the noise figure of <6.5 dB including packaging loss in the target frequency range. Under the high-power stress test, measured gain and noise figure of the GaN LNA is degraded after the first stress test, but no more degradation is observed under multiple stress tests. Through post-stress noise and s-parameter measurements, we verified that the GaN LNA is resilient to pulsed input power of ~40 dBm.

• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.44 no.1
• /
• pp.33-40
• /
• 2007

Processor pipelines have been growing deeper and issue widths wider over the years. If this trend continues, the branch misprediction penalty will become very high. Branch misprediction is the single most significant performance limiter for improving processor performance using deeper pipelining. Therefore, more accurate branch predictor becomes an essential part of modern processors. Several branch predictors combine a part of the branch address with a fixed amount of global branch history to make a prediction. These predictors cannot perform uniformly well across all programs because the best amount of branch history to be used depends on the program and branches in the program. Therefore, predictors that use a fixed history length are unable to perform up to their potential performance. In this paper, we propose a branch prediction mechanism, using variable length history, which predicts using a bank having higher prediction accuracy among predictions from five banks. Bank 0 is a bimodal predictor which is indexed with the 12 least significant bits of the branch address. Banks 1, 2, 3 and 4 are predictors which are indexed with different global history bits and the branch PC. In simulation results, the proposed mechanism outperforms gshare predictors using fixed history length of 12 and 13 , up to 6.34% in prediction accuracy. Furthermore, the proposed mechanism outperforms gshare predictors using best history lengths for benchmarks, up to 2.3% in prediction accuracy.

• Journal of Korea Water Resources Association
• /
• v.50 no.1
• /
• pp.55-64
• /
• 2017

This study presents a numerical model for simulating turbidity currents using the ULTIMATE scheme. For this, the layer-averaged model is used. The model is applied to laboratory experiments, where the flume is composed of sloping and flat parts, and the characteristics of propagating turbidity currents are investigated. Due to the universal limiter of the ULTIMATE scheme, the frontal part of the turbidity currents at a sharp gradient without numerical oscillations is computed. Simulated turbidity currents propagate super-critically to the end of the flume, and internal hydraulic jumps occur at the break-in-slope after being affected by the downstream boundary. It is found that the hydraulic jumps are computed without numerical oscillations if Courant number is less than 1. In addition, factors that affect propagation velocity of turbidity currents is studied. The particle size less than $9{\mu}m$ does not affect propagation velocity but the buoyancy flux affects clearly. Finally, it is found that the numerical model computes the bed elevation change due to turbidity currents properly. Specifically, a discontinuity in the bed elevation, arisen from the hydraulic jumps and resulting difference in sediment entrainment, is observed.

• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.36D no.2
• /
• pp.71-80
• /
• 1999

In this paper, a power MOSFET driver with protection circuits is designed using a 2${\mu}m$ high-voltage CMOS process. For stable operations of control circuits a power managing circuit is designed, and a voltage-detecting short-circuit protection(VDSCP) is proposed to protect a voltage regulator in the power control circuit. The proposed VDSCP scheme eliminates voltage drop caused by a series resistor, and turns off output current under short-circuit state. To protect a power MOSFET, a short-load protection, a gate-voltage limiter, and an over-voltage protection circuit are also designed A high voltage 2 ${\mu}m$ technology provides the breakdown voltage of 50 V. The driver consumes the power of 20 ~ 100 mW along its operation state excluding the power of the power MOSFET. The active area of the power MOSFET driver occupies $3.5 {\times}2..8mm^2$.

• Progress in Superconductivity
• /
• v.7 no.1
• /
• pp.97-101
• /
• 2005

Bi-22l2 tubes for fault current limiter (FCL) were fabricated by centrifugal melting process. $SrSO_4$ ($10\;wt.\;\%$) was added to Bi-2212 powder to lower the melting point of Bi-22l2 and to improve the mechanical properties. The BSCCO powder was completely melted at $1300\;^{\circ}C$ using the RF furnace and then poured into rotating steel mold. The steel mold, preheated at $450\;{\circ}C{\sim}550^{\circ}C$ for 2 hour was rotated at $1020{\sim}2520\;RPM$. The solidified BSCCO tube was cooled down to room temperature in the furnace for 48 hours and separated from the mold between Bi-2212 and the mold. $ZrO_2$ solution was used to separate it easily from the mold and Ag tape was attached in the mold inner wall of the mold to analysis electrical property. Bi-22l2 tube was often cracked when the cooling rate was high. BSCCO tubes with $70{\Phi}{\times}100\;mm,\;50{\Phi}{\times}100\;mm$ and $30{\Phi}{\times}150\;mm$ size were fabricated by centrifugal melting process. The $J_{c}s$ of tubes with $50{\Phi}{\times}100\;mm{\times}4.0\;t$ and $50{\Phi}{\times}100\;mm{\times}4.l\;t$ were 178 and $74.2\;A/cm^2$ at 77K, respectively. The processing condition for Bi-2212 tube fabrication was investigated using XRD and SEM analyses.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.16 no.8
• /
• pp.5541-5549
• /
• 2015

This paper introduces a safer and more power efficient heater by using induction heating, to apply to the semiconductor wafer fabrication exhaust gas cleaning system. The exhaust gas cleaning system is currently made with filament heater that generates an endothermic reaction of N2 gas for the removal of moisture. Induction theory, through the bases of theoretical optimization and electronic implementation, is applied in the design of the induction heater specifically for the semiconductor wafer exhaust system. The new induction heating design provides a solution to the issues with the current energy inefficient, unreliable, and unsafe design. A robust and calibrated design of the induction heater is used to optimize the energy consumption. Optimization is based on the calibrated ZVS induction circuit design specified by the resonant frequency of the exhaust pipe. The fail-safe energy limiter embedded in the system uses a voltage regulator through the feedback of the MOSFET control, which allows the system performance to operate within the specification of the N2 Heater unit. A specification and performance comparison from current conventional filament heater is made with the calibrated induction heater design for numerical analysis and the proof of a better design.