• Title/Summary/Keyword: implementation algorithm

Search Result 4,233, Processing Time 0.032 seconds

An Optimal State-Code Assignment Algorithm of Sequential Circuits for VLSI Design Automation Systems (VLSI 설계자동화 시스템을 위한 순서회로의 최적상태코드 할당 알고리듬)

  • Lim, Jae-Yun;Lim, In-Chil
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.26 no.1
    • /
    • pp.104-112
    • /
    • 1989
  • A design automation method for sequential circuits implementation by mans of PLA is discussed, and an optimal state-code assignment algorithm to minimize the PLA area is proposed. In order to design sequential circuit automatically, DASL (Design Automation Support Language) [8] which is easy to describe and powerful to synthesize, is proposed and used to describe sequential circuit, An optimal statecode assignment algorithm which considers next states and outputs simultaneously is proposed, and by adopting this algorithm to various examples, the area of PLA is reduced by 10% comparing privious methods. This system is constructed to design microinstruction, FSM, VLSI control part synthesis.

  • PDF

High-throughput and low-area implementation of orthogonal matching pursuit algorithm for compressive sensing reconstruction

  • Nguyen, Vu Quan;Son, Woo Hyun;Parfieniuk, Marek;Trung, Luong Tran Nhat;Park, Sang Yoon
    • ETRI Journal
    • /
    • v.42 no.3
    • /
    • pp.376-387
    • /
    • 2020
  • Massive computation of the reconstruction algorithm for compressive sensing (CS) has been a major concern for its real-time application. In this paper, we propose a novel high-speed architecture for the orthogonal matching pursuit (OMP) algorithm, which is the most frequently used to reconstruct compressively sensed signals. The proposed design offers a very high throughput and includes an innovative pipeline architecture and scheduling algorithm. Least-squares problem solving, which requires a huge amount of computations in the OMP, is implemented by using systolic arrays with four new processing elements. In addition, a distributed-arithmetic-based circuit for matrix multiplication is proposed to counterbalance the area overhead caused by the multi-stage pipelining. The results of logic synthesis show that the proposed design reconstructs signals nearly 19 times faster while occupying an only 1.06 times larger area than the existing designs for N = 256, M = 64, and m = 16, where N is the number of the original samples, M is the length of the measurement vector, and m is the sparsity level of the signal.

The Implementation of the Compensation Algorithm of Time Delay for Microwave Polar Transmitters (마이크로파 폴라 송신기의 시간지연 보상 알고리즘 구현)

  • Kim, Min-Soo;Lee, Kun-Joon;Rhee, Young-Chul
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.26 no.9
    • /
    • pp.790-797
    • /
    • 2015
  • In this paper, We made the microwave polar transmitter based on the software to analyze the synchronization status between the phase signal and the amplitude signal of polar transmitter, and analyzed the result. In order to solve the time delay mismatch problem, we applied simplified compensation algorithm and compared the synchronization status between the two paths before and after compensation. Before compensation, the value of time delay mismatch was the maximum of 97 nsec at 9.3 GHz with the occupied bandwidth of 12 MHz, but after applying the compensation algorithm, the signals between the two paths were synchronized, and we identified the occupied bandwidth could recover to the previous 3.7 MHz.

IMPLEMENTATION OF IMMERSED BOUNDARY METHOD TO INCOMPRESSIBLE NAVIER-STOKES SOLVER USING SIMPLE ALGORITHM (SIMPLE Algorithm기반의 비압축성 Navier-Stokes Solver를 이용한 Immersed Boundary Method의 적용)

  • Kim, G.H.;Park, S.O.
    • Journal of computational fluids engineering
    • /
    • v.17 no.1
    • /
    • pp.44-53
    • /
    • 2012
  • Immersed boundary method(IBM) is a numerical scheme proposed to simulate flow field around complex objectives using simple Cartesian grid system. In the previous studies, the IBM has mostly been implemented to fractional step method based Navier-Stokes solvers. In this study, we implement the IBM to an incompressible Navier-Stokes solver which uses SIMPLE algorithm. The weight coefficients of the bi-linear and quadratic interpolation equations were formulated by using only geometric information of boundary to reconstruct velocities near IB. Flow around 2D circular cylinder at Re=40 and 100 was solved by using these formulations. It was found that the pressure buildup was not observed even when the bi-linear interpolation was adopted. The use of quadratic interpolation made the predicted aerodynamic forces in good agreement with those of previous studies. For an analysis of moving boundary, we smulated an oscillating circular cylinder with Re=100 and KC(Keulegan-Carpenter) number of 5. The predicted flow fields were compared with experimental data and they also showed good agreements.

A Dynamic Placement Mechanism of Service Function Chaining Based on Software-defined Networking

  • Liu, Yicen;Lu, Yu;Chen, Xingkai;Li, Xi;Qiao, Wenxin;Chen, Liyun
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.12 no.10
    • /
    • pp.4640-4661
    • /
    • 2018
  • To cope with the explosive growth of Internet services, Service Function Chaining (SFC) based on Software-defined Networking (SDN) is an emerging and promising technology that has been suggested to meet this challenge. Determining the placement of Virtual Network Functions (VNFs) and routing paths that optimize the network utilization and resource consumption is a challenging problem, particularly without violating service level agreements (SLAs). This problem is called the optimal SFC placement problem and an Integer Linear Programming (ILP) formulation is provided. A greedy heuristic solution is also provided based on an improved two-step mapping algorithm. The obtained experimental results show that the proposed algorithm can automatically place VNFs at the optimal locations and find the optimal routing paths for each online request. This algorithm can increase the average request acceptance rate by about 17.6% and provide more than 20-fold reduction of the computational complexity compared to the Greedy algorithm. The feasibility of this approach is demonstrated via NetFPGA-10G prototype implementation.

Energy efficiency strategy for a general real-time wireless sensor platform

  • Chen, ZhiCong
    • Smart Structures and Systems
    • /
    • v.14 no.4
    • /
    • pp.617-641
    • /
    • 2014
  • The energy constraint is still a common issue for the practical application of wireless sensors, since they are usually powered by batteries which limit their lifetime. In this paper, a practical compound energy efficiency strategy is proposed and realized in the implementation of a real time wireless sensor platform. The platform is intended for wireless structural monitoring applications and consists of three parts, wireless sensing unit, base station and data acquisition and configuration software running in a computer within the Matlab environment. The high energy efficiency of the wireless sensor platform is achieved by a proposed adaptive radio transmission power control algorithm, and some straightforward methods, including adopting low power ICs and high efficient power management circuits, low duty cycle radio polling and switching off radio between two adjacent data packets' transmission. The adaptive transmission power control algorithm is based on the statistical average of the path loss estimations using a moving average filter. The algorithm is implemented in the wireless node and relies on the received signal strength feedback piggybacked in the ACK packet from the base station node to estimate the path loss. Therefore, it does not need any control packet overheads. Several experiments are carried out to investigate the link quality of radio channels, validate and evaluate the proposed adaptive transmission power control algorithm, including static and dynamic experiments.

Efficient Mixture IMM Algorithm for Speech Enhancement under Nonstationary Additive Colored Noise (시변가산유색잡음하의 음성 향상을 위한 효율적인 Mixture IMM 알고리즘)

  • 이기용;임재열
    • The Journal of the Acoustical Society of Korea
    • /
    • v.18 no.8
    • /
    • pp.42-47
    • /
    • 1999
  • In this paper, a mixture interacting multiple model (MIMM) algorithm is proposed to enhance speech contaminated by additive nonstationary noise. In this approach, a mixture hidden filter model (HFM) is used to model the clean speech and the noise process is modeled by a single hidden filter. The MIMM algorithm, however. needs large computation time because it is a recursive method based on multiple Kalman filters with mixture HFM. Thereby, a computationally efficient implementation of the algorithm is developed by exploiting the structure of the Kalman filtering equation. The simulation results show that the proposed method offers performance gain compared to the previous results in [4,5] with slightly increased complexity.

  • PDF

Design of a Fast Multi-Reference Frame Integer Motion Estimator for H.264/AVC

  • Byun, Juwon;Kim, Jaeseok
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.5
    • /
    • pp.430-442
    • /
    • 2013
  • This paper presents a fast multi-reference frame integer motion estimator for H.264/AVC. The proposed system uses the previously proposed fast multi-reference frame algorithm. The previously proposed algorithm executes a full search area motion estimation in reference frames 0 and 1. After that, the search areas of motion estimation in reference frames 2, 3 and 4 are minimized by a linear relationship between the motion vector and the distances from the current frame to the reference frames. For hardware implementation, the modified algorithm optimizes the search area, reduces the overlapping search area and modifies a division equation. Because the search area is reduced, the amount of computation is reduced by 58.7%. In experimental results, the modified algorithm shows an increase of bit-rate in 0.36% when compared with the five reference frame standard. The pipeline structure and the memory controller are also adopted for real-time video encoding. The proposed system is implemented using 0.13 um CMOS technology, and the gate count is 1089K with 6.50 KB of internal SRAM. It can encode a Full HD video ($1920{\times}1080P@30Hz$) in real-time at a 135 MHz clock speed with 5 reference frames.

Implementation of Authentication Algorithm for CDMA Digital Mobile Communication System (CDMA 디지털 이동통신 시스템의 인증 알고리즘 구현)

  • Kim, Bum-Sik;Shin, In-Chul
    • Journal of IKEEE
    • /
    • v.3 no.2 s.5
    • /
    • pp.204-214
    • /
    • 1999
  • The user authentication service can be used to prevent telecommunications piracy and to demand reliable payment from subscriber. Over the last few years several of the cryptographic systems being used by the IS-41 North American Mobile telephones have been broken. These algorithms included ORYX, CMEA and CAVE. The process of replacing these algorithms is already underway. In this paper we designed a hash function and applied it to the authentication algorithm of IS-95A authentication system. We also analyzed the randomness properties of designed algorithm using statistical analysis and simulated the validity of this algorithm using C programming language.

  • PDF

Implementation of the PNNI Routing Simulator for Analyze Topology Aggregation (Topology Aggregation 분석을 위한 PNNI 라우팅 시뮬레이터 구현)

  • 金辯坤;金觀雄;丁光日;申鉉順;鄭炅澤;田炳實
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.39 no.6
    • /
    • pp.1-1
    • /
    • 2002
  • In this paper, we focus on comparison and analysis of performance for existing Topology Aggregation algorithm. For these, we designed and implemented PNNI routing simulator which contain various TA schemes, and evaluate performance of TA schemes by this simulator. The PNNI 1.0 specification of the ATM Forum is recommended that hierarchical routing protocol and topology information is aggregated in the network constructed hierarchically Aggregating topology information is known as TA(Topology Aggregation) and TA is very important for scalability and security in network. Therefore, the performance of PNNI network would vary with TA schemes and routing algorithm. PNNI routing simulator can be applied to develope Routing algorithm and TA algorithm and can be develope these algorithms in short period.