• IEIE Transactions on Smart Processing and Computing
• /
• v.3 no.4
• /
• pp.240-245
• /
• 2014

How well the self-interference cancellation (SIC) technique performs is a primary issue in realizing an in-band full-duplex (FD) wireless communication system. One factor affecting its performance is channel estimation error on the self-interference channel. We propose a new analog SIC scheme which is robust to channel estimation error. It uses phase rotators in the radio frequency (RF) chain. We also derive closed-form equations for the residual self-interference of the proposed and the conventional schemes. The analytical and numerical results show that the residual self-interference under the proposed SIC scheme is less than that using the conventional scheme, even though channel estimation error is present.

• Proceedings of the KIEE Conference
• /
• summer
• /
• pp.345-347
• /
• 2004

In small signal stability analysis of power systems, eigenvalue analysis is the most useful method and the detailed modeling of generator has an important effect to the eigenvalues. Generator full model is used for precise dynamic analysis of generators and controllers while two-axis model is used for multi-machine systems because of the reduced order of the state matrix. Also, the eigenvalue sensitivity coefficients are used for optimizing controller parameters to improve system stability. This paper compare the first and second order eigenvalue sensitivity coefficients of controllers using generator full model with those of two-axis model. As a result of an example, the estimated eigenvalues using the first and the second eigenvalue sensitivity coefficients using generator full model is very close to those of state matrix. Also the error ratios throughout a wide range of controller parameters is less than $1\%$.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.34C no.10
• /
• pp.36-42
• /
• 1997

In the whole world, the research about the VLSI implementation of motion estimation algorithm is progressed to actively full (brute force) search algorithm research with the development of systolic array possible to parallel and pipeline processing. But, because of processing time's limit in a field to handle a huge data quantily such as a high definition television, many problems are happened to full search algorithm. In the paper, as a fast processing to using parallel scheme for the serial input image data, motion estimator of systolic array structure verifying that processing time is improved in contrast to the conventional full search algorithm.

• The Magazine of the IEIE
• /
• v.24 no.6
• /
• pp.38-49
• /
• 1997

0.4mm Resign Rule의 Super Low Power Dissipation, Low Voltage. Operation-5- Full CMOS SRAM Cell을 개발하였다. Retrograde Well과 PSL(Poly Spacer LOCOS) Isolation 공정을 사용하여 1.76mm의 n+/p+ Isolation을 구현하였으며 Ti/TiN Local Interconnection을 사용하여 Polycide수준의 Rs와 작은 Contact저항을 확보하였다. p-well내의 Boron이 Field oxide에 침적되어 n+/n-well Isolation이 취약해짐을 Simulation을 통해 확인할 수 있었으며, 기생 Lateral NPN Bipolar Transistor의 Latch Up 특성이 취약해 지는 n+/n-wellslze는 0.57mm이고, 기생 Vertical PNP Bipolar Transistor는 p+/p-well size 0.52mm까지 안정적인 Current Gain을 유지함을 알 수 있었다. Ti/TiN Local Interconnection의 Rs를 Polycide 수준으로 낮추는 것은 TiN deco시 Power를 증가시키고 Pressure를 감소시킴으로써 실현할 수 있었다. Static Noise Margin분석을 통해 Vcc 0.6V에서도 Cell의 동작 Margin이 있음을 확인할 수 있었으며, Load Device의 큰 전류로 Soft Error를 개선할수 있었다. 본 공정으로 제조한 1M Full CMOS SRAM에서 Low Vcc margin 1.0V, Stand-by current 1mA이하(Vcc=3.7V, 85℃기준) 를 얻을 수 있었다.

• Journal of Institute of Control, Robotics and Systems
• /
• v.6 no.4
• /
• pp.247-253
• /
• 2000

In this paper, we deal with the full range control problem of nonlinear boiler systems subject to complex actuator constraints. Firstly, $H\infty$ loop shaping design procedure［10］ is used for the controller design. Secondly, modified high-gain feedback［11］ for the loop shaping controller is adopted for the anti-windup function and the bumpless transfer technique between controllers is proposed for the full range control of nonlinear systems. Finally, the performance of the proposed controller is demonstrated through the simulation studies.

• The Journal of the Korea Contents Association
• /
• v.5 no.2
• /
• pp.229-242
• /
• 2005

We constructed a full-text retrieval system for the scanned Hangul document images. The system consists of three parts; preprocessing, recognition, and retrieval components. The retrieval algorithm uses recognition results up to k-ranks. The algorithm is not only insensitive to the recognition errors, but also has the advantage of user-controllable recall and precision. For the objective performance evaluation, we used the scanned images of the Journal of Korea Information Science Society provided by KISTI. The system was shown to be practical through theevaluationofrecognitionandretrievalrates.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07a
• /
• pp.727-731
• /
• 2005

Design and manufacturing process of a full color LED microdislay fabricated by standard CMOS technology and containing an array of aluminum / nanostructured porous silicon reverse biased light emitting Schottky diodes will be discussed. Being of a solid state construction, this microdisplays are cost-effective, thin and light in weight due to very simple device architecture. Its benefits include also super high resolution, wide viewing angles, fast response time and wide operating temperature range. The advantages of full integration of an LED-array and driving circuitry onto a Si-chip will be also discussed.

• Journal of Electrical Engineering and information Science
• /
• v.2 no.3
• /
• pp.7-13
• /
• 1997

To overcome the large hardware overhead attendant in the full scan design, the concept of partial scan design has emerged with the virtue of less area and testability close to full scan. Combinational Structure has been developed to avoid the use of sequential test generator. But the patterns sifted on scan register have to be held for sequential depth period upon the aid of the dedicated HOLD circuit. In this paper, a new levelized structure is introduced aiming to exclude the need of extra HOLD circuit. The time to stimulate each scan latch is uniquely determined on this structure, hence each test pattern can e applied by scan shifting and then pulsing a system clock like the full scan but with much les scan flip-flops. Experimental results show that some sequential circuits are levelized by just scanning self-loop flip-flops.

• Journal of the Optical Society of Korea
• /
• v.8 no.3
• /
• pp.108-114
• /
• 2004

To allow multiple viewers to see the correct perspective and to provide a singh1 viewer with motion parallax cues during head movement, more than two views arc needed. Since it is prohibitive to acquire, process, and transmit a continuum of views, it. would preferable to acquire only a minimal set of views and to synthesize intermediate images. This paper presents how to synthesize the intermediate images using irregular quadtree decomposition and compares the proposed methods with full-search block matching. The image at the middle viewpoint between both viewpoints is synthesized and yields a 32.8 ㏈ peak-signal-to-noise ratio (PSNR) which is 2.8 ㏈ high and has a running time 30% of that for conventional full-search block matching.

• Journal of Electrical Engineering and information Science
• /
• v.3 no.2
• /
• pp.184-192
• /
• 1998

In this paper, we present a nonlinear feedback linearization-full order observer/sliding mode controller (NFL-FOO/SMC), to obtain smmoth control as a linearized controller in a linear system (or to cancel the nonlinearity in a nonlinear system), and to solve the problem of the unmeasurable state variables as in the conventional SMC. The proposed controller is obtained by combining the nonlinear feedback linearization-sliding mode control (NFL-SMC) with the full order observer (FOO)and eliminates the need to measure all the state variables in the traditional SMC. The proposed controller is applied to the nonlinear power system stabilizer (PSS) for damping oscillations in a power system. The effectiveness of the proposed controller is verified by the nonlinear time-domain simulations in case of a 3-cycle line-to-ground fault and in case of the parameter variation for the AVR gain K\ulcorner and for the inertia moment M.