• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 2003.09a
• /
• pp.154-157
• /
• 2003

In order for testing faults of combinatorial logic circuit, the authors have developed a new diagnosis method: "Neural Network (NN) fault diagnosis", based on fm error back propagation functions. This method has proved the capability to test gate faults of wider range including so called SSA (single stuck-at) faults, without assuming neither any set of test data nor diagnosis dictionaries. In this paper, it is further shown that what kind of fault models can be detected in the NN fault diagnosis, and the simply modified one can extend to test delay faults, e.g. logic hazard as long as the delays are confined to those due to gates, not to signal lines.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2004.11a
• /
• pp.97-100
• /
• 2004

This paper introduced an artificial fault generator which was operated in the Go-Chang field-test center and explained the result of single line-to-ground fault by AFG. The AFG can basically experiment line-to-line and line-to-ground faults. This facility directly connected distribution transmission lines, so the test results are very useful for power system analysis and protection. Using the function of the AFG, we briefly said the test methods ud results for the 22.9[kV-v] and $6.6[kV-{\Delta}]$ system.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.21 no.12
• /
• pp.1111-1117
• /
• 2008

A transformer type superconducting fault current limiter (SFCL) is one of the fault current limiters which have been proposed to reduce the fault current in the transmission lines. This paper proposes the new circuit configuration of a transformer type SFCL and also investigates the operating characteristics of the transformer type SFCL containig the resistor in the tertiary winding. The proposed SFCL contains the resistor in the tertiary winding. The newly inserted resistor can divert the power which the High-Tc superconducting has to bear. Because the resistor in the tertiary winding relieves the power of the High-Tc superconducting, it is possible that the proposed transformer type SFCL can decrease the more larger fault current than the conventional SFCL with the same High-Tc superconducting. And the cost of the proposed transformer type SFCL can be reduced.

• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.2203-2206
• /
• 2005

A load flow and short circuit fault simulation of AC electrified railway distribution systems is presented with DIgSILENT PowerFactory software. Load flow of electrified railways distribution system with concerning multi train lines and dynamic characteristics of train load is studied for different time laps. The dynamic characteristics of train load in starting and braking conditions with different starting and stopping times and its moving positions makes the load flow complicated so there is a great need in studying the effects of electrified railways on load flow. Short circuit fault transients is also studied and simulated for both power system or traction distribution system and their effects on the operation of the train sets is investigated.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.2
• /
• pp.268-275
• /
• 2008

In this paper, we introduce a new method for detecting and estimating faults on a power line using the time-frequency domain reflectometry system. The system rests upon time-frequency signal analysis and uses a chirp signal which is multiplied by Gaussian envelope. The chirp signal is used as a reference signal, and we can get the reflected signal from a fault on a wire. To detect and estimate faults, we analyze the reflected signal by Wigner time-frequency distribution function and normalized time-frequency cross correlation function. In this paper we design an optimal reference signal for power line and implement a system for estimating fault distance on a power line with the TFDR implemented by PXI equipments. This approach is verified by some experiments with HIV 2.25mm power lines.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.28 no.4
• /
• pp.36-41
• /
• 2014

Most faults that occur on transmission lines are caused by extreme weather with lightning storms in the distance. These are not only prolongs the time of removing and recovering, but also increases economical damages. If faults can be precisely located, maintenance crews can reach them quickly, and remove the faults in time. So, the precise locating of the faulted point on a transmission line is very important to improve the system reliability, and decreases economic damages as an inherent consequence of long term outages. Also, fault location methods are becoming of much importance for utilities and research. In this paper, two single-terminal impedance-based fault location techniques will be investigated to show the reliability and evaluated the performance of reactance and Takagi method by using MATHCAD program simulations.

• Proceedings of the KIEE Conference
• /
• 1998.07c
• /
• pp.1231-1234
• /
• 1998

Design & Operation of power system for meeting increase of electric power demand is becoming more difficult and complex. One of reasons is increase of fault current. As one of the most effective methods for suppressing the fault current, installation of SFCL is expected. This paper describes a method of fault analyses of power system with SFCLs, and also discusses determination of specification of SFCLs, effects of limiting the fault current due to SFCLs by use of the model system of two - bus electric power system with parallel circuit model transmission line. Also, describes the definition of six specific parameters of SFCL for power system application & a proposal of design method of specific parameter of a resistance type SFCL in overhead transmission lines considering operation of protective relays.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.07a
• /
• pp.226-229
• /
• 2000

We fabricated thin film superconducting fault current limiters based on YBa$_2$Cu$_3$O$_{7}$ thin films and investigated the distribution of quench progress in the limiters. The limiters were tested with simulated fault currents. Quench progress depended significantly on the position in the limiter with respect to electrodes as well as the fault current magnitude. The heat transfer from limiter meander lines to electrodes explains these results.s.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.35C no.4
• /
• pp.1-10
• /
• 1998

Partitioning problem of large combinational logic has been studied in real world. Most of logic include undectable faults from the structure of it's redundant, fan-out-reconvergent, and symetrical feature. BPT algorithm is proposed to enhance the fault voverage for combinational logic partitioning. This algorithm partitions the logic by cut the lines related to undetectable structure when seperating. Controllability and observability are considered in the process of partitioning. This algorithm is evaluated effective by testing ISCAS85 circuits.

• Proceedings of the KIEE Conference
• /
• 1999.11b
• /
• pp.116-118
• /
• 1999

A fault location algorithm that is suitable for parallel transmission line which contains a teed circuit is presented. The method uses only the local end voltage and current signals. Zero sequence currents of other lines are calculated by distribution factors, and distance equations are solved by recursive calculation.