• Journal of the Korea Society of Computer and Information
• /
• v.10 no.6 s.38
• /
• pp.209-218
• /
• 2005

In this paper, we present an Active Optical Network(AON) . The AON uses the Dense Wavelength Division Multiplexing(DWDM) from optical communication access network of ring type, and will be able to provide the smoothly service in the Bandwidth on Demand by using DWDM. It supports the connection of the multiple wavelength and the Sub-Carrier from the optical gigabit ethernet switch. The Wavelength Add Drop Multiplexer(WADM) extracts a specific wavelength, and composes a node of the ring network. The specific wavelength becomes demultiplexing in the Sub-Carrier and it is distributed in the user The active connection of optical gigabit ethernet switch where the distribution of access network is started and access terminal connection equipment is possible. By the BoD from the AON it compares the buffer size which changes, and it analyzes. Also the Time delay of bit compares with the throughput of server The limit of amount of time is decided. Consequently it will be able to realize the dynamic use protocol and an efficient algorithm of the network.

• KSBB Journal
• /
• v.23 no.5
• /
• pp.445-448
• /
• 2008

Candida antarctica lipase B (CalB) is an efficient biocatalyst for many organic synthesis reactions. To make full use of CalB, we need effective expression system. Previously recombinant CalB was successfully expressed in the methylotropic yeast Pichia pastoris. In addition, we succeed in the functional expression of CalB in the Escherichia coli cytoplasm. This CalB expression system in E.coli has many considerable advantages in comparison with other expression systems and enables high-throughput screening of gene libraries as those derived from directed evolution experiments. To optimize E.coli system, we investigate comparing between OrigamiB (DE3) and BL21 (DE3) and observing effect of IPTG amount.

• Journal of Internet Computing and Services
• /
• v.21 no.3
• /
• pp.11-19
• /
• 2020

In this paper, a merged TEA block cipher processor which unifies Tiny Encryption Algorithm(TEA), extended Tiny Encryption Algorithm(XTEA) and corrected block TEA(XXTEA) is designed. After TEA cipher algorithm was first designed, XTEA and XXTEA cipher algorithms were designed to correct security weakness. Three types of cipher algorithm uses a 128-bit master key. The designed cipher processor can encrypt or decrypt 64-bit message block for TEA/XTEA and variable-length message blocks up to 256-bit for XXTEA. The maximum throughput for 64-bit message blocks is 137Mbps and that of 256-bit message blocks is 369Mbps. The merged TEA block cipher designed in this paper has a 16% gain on the area side compared to a lightweight LEA cipher. The cryptographic IP of this paper is applicable in security module of the mobile areas such as smart card, internet banking, and e-commerce.

• The Journal of Korean Society of Virology
• /
• v.29 no.3
• /
• pp.175-182
• /
• 1999

An attractive target for anti-herpes chemotherapy is the herpes simplex virus 1 (HSV-1) protease encoded by the UL26 gene. HSV-1 protease is essential for DNA packaging and virus maturation. To perform high throughput for potent inhibitors, the efficient production of larger amounts of highly purified enzyme and protease activity assay method must be established. In this report, expression in E. coli and purification of the protease gene of HSV-1 strain F was investigated. The protease gene was cloned pET28, and the nucleotide sequence of protease catalytic domain of HSV-1 compared strain F with other strains (KOS and CL101). In these results the F strain was different in base sequence. However, the amino acid sequence was identifical. The HSV-1 protease was purified with His-tagged affinity column. The analysis of HSV-1 protease activity was performed by high performance liquid chromatography.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.36 no.5B
• /
• pp.429-436
• /
• 2011

The G-PON is an efficient solution to implement the FTTH and have GEM frame to accomodate various protocols like Ethernet frames, IP packets, and TDM signals. Above all, the Ethernet is one of the most widely used 2nd layer protocol in the campus, the subscriber access, and the carrier service. So G-PON system has to provide an Ethernet interface with top priority. In this paper, we implement a gigabit Ethernet adapter based on Ethernet over GEM in the ITU-T G.984.3 to accommodate Ethernet protocol in the G-PON TC chip. The adapter maps each Ethernet frame to a single or multiple GEM frames and has several functions including generation of the GEM header, encapsulation of frames and the SAR. In particular, the adapter have converter (LUT) MAC address to port-ID which is a key to identify logical connections though it is not defined in specification but important. We implement the adapter with a FPGA and verify the functions of segmentation and reassembling, MAC address learning, and throughput with the logic analyzer and the Ethernet analyzer.

• Reproductive and Developmental Biology
• /
• v.35 no.1
• /
• pp.1-8
• /
• 2011

Techniques to evaluate gene expression profiling, such as sufficiently sensitive cDNA microarrays or real-time quantitative PCR, are efficient methods for monitoring human pluripotent stem cell (hESC/iPSC) cultures. However, most of these high-throughput tests have a limited use due to high cost, extended turn-around time, and the involvement of highly specialized technical expertise. Hence, there is an urgency of rapid, cost-effective, robust, yet sensitive method development for routine screening of hESCs/hiPSCs. A critical requirement in hESC/hiPSC cultures is to maintain a uniform undifferentiated state and to determine their differentiation capacity by showing the expression of gene markers representing all three germ layers, including ectoderm, mesoderm, and endoderm. To quantify the modulation of gene expression in hESCs/hiPSC during their propagation, expansion, and differentiation via embryoid body (EB) formation, we developed a simple, rapid, inexpensive, and definitive multimarker, semiquantitative multiplex RT-PCR platform technology. Among the 9 gene primers tested, 5 were pluripotent markers comprising set 1, and 3 lineage-specific markers were combined as set 2, respectively. We found that these 2 sets were not only effective in determining the relative differentiation in hESCs/hiPSCs, but were easily reproducible. In this study, we used the hES/hiPS cell lines to standardize the technique. This multiplex RT-PCR assay is flexible and, by selecting appropriate reporter genes, can be designed for characterization of different hESC/hiPSC lines during routine maintenance and directed differentiation.

• Journal of Korea Multimedia Society
• /
• v.15 no.4
• /
• pp.516-525
• /
• 2012

In this paper, an efficient technique for enhancing the QoS of multimedia service for an WiMedia network applying distributed cooperative medium access (D-MAC) protocol is proposed. D-MAC protocol has been proposed to support high-rate Wireless Personal Area Networks (HR-WPANs) by the WiMedia Alliance. Unlike the centralized IEEE 802.15.3 MAC, the D-MAC UWB specified by WiMedia supports all devices to be self-organized and removes the SOP (Simultaneous Operating Piconet) problem, i.e., packet collisions between overlapped piconets in the centralized IEEE 802.15.3 MAC. However the WiMedia D-MAC can't prevent reduce the throughput degradation occurred by mobile nodes with low data rate. Therefore, a distributed cooperative MAC protocol for multi-hop UWB network is proposed in this paper. The proposed technique can intelligently select the transmission path with higher data rate to provide real-time multimedia services with minimum delay, thus enhances QoS of multimedia service.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.14 no.2
• /
• pp.850-857
• /
• 2013

The objective of this paper is to provide service continuity based on an efficient subchannel allocation in OFDMA systems. The resource management for handover are necessary to maintain the QoS requirements of different multimedia applications because the service continuity may be defected by some delay and information loss. Therefore we propose two subchannel management schemes applied to OFDMA systems. Firstly, a superposition allocation of interference subchannels is achieved by modifying a frequency reuse scheme, using co-subchannel interference principle. Secondly for handover applications, we suggest a novel subchannel reservation scheme to adjust the number of allocated channels, depending on the different characteristics and diverse quality of mobile multimedia applications. Simulation results show that the total throughput for the proposed method is increased up to 20% at average and peak arrivals and the handover failure rate is decreased to about 25%, as compared to the conventional method.

• Journal of KIISE
• /
• v.41 no.11
• /
• pp.878-884
• /
• 2014

File I/O buffer cache plays an important role in narrowing the wide speed gap between the main memory and the secondary storage. However, data loss or inconsistencies may occur if the system crashes before the data that has been updated in the buffer cache is flushed to storage. Thus, most operating systems adopt a daemon that periodically flushes dirty data to the secondary storage. In this study, we show that periodic flushes account for 30-70% of the total write traffic to storage and remove this inefficiency by implementing a small, non-volatile buffer cache. Specifically, we present space-efficient management techniques, such as delta-write and fragment-grouping, and show that the storage write traffic and throughput can be improved by a margin of 44.2% and 23.6%, respectively, with only a small NVRAM.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.15 no.6
• /
• pp.1355-1362
• /
• 2011

This paper describes a multi-mode LDPC decoder which supports three block lengths(648, 1296, 1944) and four code rates(1/2, 2/3, 3/4, 5/6) of IEEE 802.11n WLAN standard. Our LDPC decoder adopts a block-serial architecture based on min-sum algorithm and layered decoding scheme. A novel way to store check-node values and parity check matrix reduces the sizes of check-node memory and H-ROM. An efficient scheme for check-node memory addressing is used to achieve stall-free read/write operations. The designed LDPC decoder is verified by FPGA implementation, and synthesized with a $0.18-{\mu}m$ CMOS cell library. It has 219,100 gates and 45,036 bits RAM, and the estimated throughput is about 164~212 Mbps at 50 MHz@2.5v.