• Review of KIISC
• /
• v.20 no.3
• /
• pp.24-30
• /
• 2010

영상보안시스템의 저장 장치는 초기의 아날로그 방식인 VCR에서 디지털 방식인 DVR로 넘어오면서 급격한 기술 개발과 성능 개선이 이루어진데 이어 현재에도 해상도, 적용된 압축코덱, Interface 등의 부분에서 기술의 발전 및 변화의 흐름이 지속되고 있다. 특히 최근에는 다양한 요인으로 인한 영상보안시스템의 HD 전환과 실질적인 지능형 영상보안시스템 구현을 위한 새로운 기술이 요구되고 있으며 그에 기반한 기술적인 변화와 발전이 점차 이루어지고 있다. 본 논문에서는 최근의 핵심적인 DVR 기술동향과 함께 앞으로의 DVR 전망에 대해서 살펴보고자 한다.

• Proceedings of the KIPE Conference
• /
• 2020.08a
• /
• pp.308-309
• /
• 2020

본 논문은 추가적인 회로 없이 DVR 전원공급장치의 Hot-Swap 기능을 구현하는 방법을 제안한다. 기존에 사용하던 ORing Diode와 MOSFET의 추가 없이 LLC 컨버터 2차측 정류다이오드만의 바이어스 특성을 이용해 Hot-Swap 기능을 구현한다. 168W급 DVR 전원공급장치를 대상으로 제안한 회로의 타당성을 모의실험을 통해 입증한다.

• Journal of the Computational Structural Engineering Institute of Korea
• /
• v.31 no.4
• /
• pp.165-171
• /
• 2018

In this study, the shape of the flow control structure within a DVR was designed for heat dissipation of the CPU. The proposed design consists of three thin metal plates, which directly controls the air flow inside the DVR box and forces the air to pass through the CPU, thereby efficiently dissipating heat from the CPU. The shape of the structure was determined using parametric studies. To verify the design result, we carried out a three-dimensional time dependent numerical analysis using a commercial fluid dynamics analysis package FlowVision. As a result of experiments with a real DVR equipment, it is confirmed that the temperature of the CPU is significantly reduced compared to the initial model.

• Journal of KIISE:Computing Practices and Letters
• /
• v.10 no.3
• /
• pp.243-250
• /
• 2004

We describe a practical implementation of DVR (Digital Video Recording) system. And we propose a new image compression algorithm, that input video signal is divided into two parts, a moving target and a non-moving background part to achieve efficient compression of image sequences. This algorithm reorganizes a target area and a back-ground area by use of Macro Block(MB) unit on encoding scheme. The proposed algorithm allows high quality image reconstruction at low bit rates.

• Proceedings of the KIPE Conference
• /
• 2004.07b
• /
• pp.566-569
• /
• 2004

The recent growth in the use of impactive and nonlinear loads, electronic devices sensitive to power quality has caused many power quality problems. Recently, in power system, not only the reliability of the power supply but also the DVR(Dynamic Voltage Restorer) are being studied more and more. The DVR is a series compensator which can instantaneously compensate a voltage variation in supply side, and is a more effective than a existing UPS(Uninterruptible Power Supply) which can be only used in limited range of loads such as single load. Hence, in this paper, a study of inverter side L-C filter output Voltage for DVR is discussed.

• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.50 no.12
• /
• pp.561-565
• /
• 2001

Recent trend of increasing automated factories needs supply of high quality power from the utilities. Among the items of the power quality, voltage sag can be compensated by Dynamic Voltage Restorer(DVR). The key feature of the DVR is high response with less transient period to recover from the voltage sag due to the lightning or line-to-ground faults. In this paper we report that $H_{\infty}$ controller is very promising for the practical application to the controller of DVR. Experimental results shown in this paper was obtained by applying the control algorithm to 20 kVA DVR system. The experimental set consists of IGBT-based three phase inverter and the TMS320C32-60 DSP used for main processor of the control board. To simulate the 50% voltage sag, the SCR-based experimental set was constructed.

• Proceedings of the KIPE Conference
• /
• 2006.06a
• /
• pp.424-427
• /
• 2006

본 논문에서는 DVR 시스템 구성을 위한 환경친화적 EDLC(전기이중층콘덴서)의 특성해석에 관한 연구를 수행하였다. 순시적인 전압 새그 발생시 급속 충 방전 및 에너지 밀도를 고려한다면 기존 전해캐패시터 보다는 EDLC의 채용이 적당하다. EDLC를 채용한 DVR시스템에서 EDLC의 등가직렬저항 및 정전용량 등은 DVR 인버터의 부하 용량 결정에 따른 보상시간을 결정하므로 이의 내부 특성을 해석할 수 있어야만 한다. 따라서 본 연구에서는 EDLC의 내부 파라미터 추출기법 및 구동부의 DC/DC 컨버터에 관한 해석을 수행하고 EDLC를 채용한 DVR의 구성에 따른 실험결과를 제시한다.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.8 no.5
• /
• pp.442-449
• /
• 2003

This paper discusses how to generate the reference compensation voltages in Dynamic Voltage Restorers (DVR) by use of PQR instantaneous power theory. Sensed three-phase terminal voltages are transformed to PQR coordinates without time delay. Since the reference voltage in PQR coordinates is a single dc value, the voltage controller for DVRs is simple and easy to design. Proposed control method can be implemented by feedforward controllers or by feedback controllers. This paper verified the theory by a feedforward controller of a DVR with simulation and experiment.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.6
• /
• pp.1019-1024
• /
• 2006

A system design and realization for real time DVR system with robust video watermarking algorithm for contents security is presented in this paper. The robust video watermarking is used the intraframe space region and interframe insertion simultaneously, and to be processed at real time on image data and algorithm is used the 64bits special purpose quad DSP processor with assembly and soft pipeline codes. The experimental result shows that the processing time takes about 2.5ms in the D1 image per frame for 60% moving image.

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.154-155
• /
• 2012

The dynamic voltage restorer (DVR) is an effective protection device for wind turbine generator based on doubly-fed induction generator (DFIG) operated under the unbalanced voltage dip conditions. The compensating voltages of DVR depend on the voltage dips and on the influence of the zero sequence components. If the $Y_0/{\Delta}$ step-up transformers are used, there are no zero sequence components on the DFIG side. However, if the $Y_0/Y_0$ step-up transformers are used, the zero sequence components will appear during faults. The zero sequence components result in the high insulation costs and the asymmetric of the terminal voltages. This paper proposes a method for controlling zero sequence components in DVR to protect DFIG under unbalanced voltage dips. Simulation results are presented to verify the effectiveness of the proposed control method.