• Journal of Sensor Science and Technology
• /
• v.21 no.1
• /
• pp.7-12
• /
• 2012

In this paper, we propose a 4-transistor active pixel sensor(APS) with a novel correlated double sampling(CDS) circuit for the purpose of extending dynamic range. Dual sampling techniques can overcome low-sensitivity and temporal disparity problems at low illumination. To accomplish this, two images are obtained at the same time using different sensitivities. The novel CDS circuit proposed in this paper contains MOS switches that make it possible for the capacitance of a conventional CDS circuit to function as a charge pump, so that the proposed APS exhibits an extended dynamic range as well as reduced noise. The designed circuit was fabricated by using $0.35{\mu}m$ 2-poly 4-metal standard CMOS technology and its characteristics have been evaluated.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 2004.04a
• /
• pp.559-562
• /
• 2004

In this paper, a new dual-rate digital control technique for the Takagi-Sugeno (T-S) fuzzy system is suggested. The proposed method takes account of the stabilizablity of the discrete-time T-S fuzzy system at the fast-rate sampling points. Our main idea is to utilize the lifted control input. The proposed approach is to obtain the dual-rate discrete-time T-S fuzzy system by discretizing the overall dynamics of the T-S fuzzy system with the lifted control, and then to derive the sufficient conditions for the stabilization in the sense of the Lyapunov asymptotic stability for this system.

• Journal of Digital Contents Society
• /
• v.15 no.3
• /
• pp.347-355
• /
• 2014

The general octree structure is common for various applications including computer graphics, geometry information analysis and query. Unfortunately, the general octree approach causes duplicated sample data and discrepancy between sampling and representation positions when applied to sample continuous spatial information, for example, signed distance fields. To address these issues, some researchers introduced the dual octree. In this paper, the weakness of the dual octree approach will be illustrated by focusing on the fact that the dual octree cannot access some specific continuous zones asymptotically. This paper shows that the primal tree presented by Lefebvre and Hoppe can solve all the problems above. Also, this paper presents a three-dimensional primal tree traversal algorithm based the Morton codes which will help to parallelize the primal tree method.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.6
• /
• pp.760-770
• /
• 2016

A 12-bit 750 kS/s Dual-Sampling Successive Approximation Register Analog-to-Digital Converter (SAR ADC) technique with reduced Capacitive DAC (CDAC) is presented in this paper. By adopting the Adaptive Power Control (APC) technique for the two-stage latched type comparator and using bootstrap switch, power consumption can be reduced and overall system efficiency can be optimized. Bootstrapped switches also are used to enhance the sampling linearity at a high input frequency. The proposed SAR ADC reduces the average switching energy compared with conventional SAR ADC by adopting reduced the Most Significant Bit (MSB) cycling step with Dual-Sampling of the analog signal. This technique holds the signal at both comparator input asymmetrically in sample mode. Therefore, the MSB can be calculated without consuming any switching energy. The prototype SAR ADC was implemented in $0.18-{\mu}m$ CMOS technology and occupies $0.728mm^2$. The measurement results show the proposed ADC achieves an Effective Number-of-Bits (ENOB) of 10.73 at a sampling frequency of 750 kS/s and clock frequency of 25 MHz. It consumes only 0.13 mW from a 5.0-V supply and achieves the INL and DNL of +2.78/-2.45 LSB and +0.36/-0.73 LSB respectively, SINAD of 66.35 dB, and a Figures-of-Merit (FoM) of a 102 fJ/conversion-step.

• International Journal of Fuzzy Logic and Intelligent Systems
• /
• v.4 no.2
• /
• pp.199-204
• /
• 2004

In this paper, a new dual-rate digital control technique for the Takagi-Sugeno (T-S) fuzzy system is suggested. The proposed method takes account of the stabilizablity of the discrete-time T-S fuzzy system at the fast-rate sampling points. Our main idea is to utilize the lifted control input. The proposed approach is to obtain the dual-rate discrete-time T-S fuzzy system by discretizing the overall dynamics of the T-S fuzzy system with the lifted control, and then to derive the sufficient conditions for the stabilization in the sense of the Lyapunov asymptotic stability for this system. An example is provided for showing the feasibility of the proposed discretization method.

• 제어로봇시스템학회:학술대회논문집
• /
• 1998.10a
• /
• pp.244-249
• /
• 1998

In this paper, the hybrid state space self-tuning control technique Is studied within the framework of fuzzy systems and dual-rate sampling control theory. We show that fuzzy modeling techniques can be used to formulate chaotic dynamical systems. Then, we develop the hybrid state space self-tuning fuzzy control techniques with dual-rate sampling for digital control of chaotic systems. An equivalent fast-rate discrete-time state-space model of the continuous-time system is constructed by using fuzzy inference systems. To obtain the continuous-time optimal state feedback gains, the constructed discrete-time fuzzy system is converted into a continuous-time system. The developed optimal continuous-time control law is then convened into an equivalent slow-rate digital control law using the proposed digital redesign method. The proposed technique enables us to systematically and effective]y carry out framework for modeling and control of chaotic systems. The proposed method has been successfully applied for controlling the chaotic trajectories of Chua's circuit.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.11 no.1
• /
• pp.23-32
• /
• 2011

A 40 fJ/c-s, 1 V, 10-bit SAR ADC is presented for energy constrained wearable body sensor network application. The proposed 10-bit dual sampling capacitive DAC topology reduces switching energy by 62% compared with 10-bit conventional SAR ADC. Also, it is more robust to capacitor mismatch than the conventional architecture due to its cancelling effect of each capacitive DAC. The proposed SAR ADC is fabricated in 0.18 ${\mu}m$ 1P6M CMOS technology and occupies 1.17 $mm^2$ including pads. It dissipates only 1.1 ${\mu}W$ with 1 V supply voltage while operating at 100 kS/s.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.4
• /
• pp.388-396
• /
• 2012

In this paper, a $320{\times}240$ pixel, 80 frame/s CMOS image sensor with a low power dual correlated double sampling (CDS) scheme is presented. A novel 8-bit hold-and-go counter in each column is proposed to obtain 10-bit resolution. Furthermore, dual CDS and a configurable counter scheme are also discussed to realize efficient power reduction. With these techniques, the digital counter consumes at least 43% and at most 61% less power compared with the column-counters type, and the frame rate is approximately 40% faster than the double memory type due to a partial pipeline structure without additional memories. The prototype sensor was fabricated in a Samsung $0.13{\mu}m$ 1P4M CMOS process and used a 4T APS with a pixel pitch of $2.25{\mu}m$. The measured column fixed pattern noise (FPN) is 0.10 LSB.

• Journal of applied mathematics & informatics
• /
• v.28 no.3_4
• /
• pp.723-737
• /
• 2010

In this paper, we investigate the sampling theorem for frame in multiwavelet subspaces. By the frame satisfying some special conditions, we obtain its dual frame with explicit expression. Then, we give an equivalent condition for the sampling theorem to hold in multiwavelet subspaces. Finally, a sufficient condition under which the sampling theorem holds is established. Some typical examples illustrate our results.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.8 no.4
• /
• pp.1276-1291
• /
• 2014

In the field of visible light communication (VLC), light-emitting diodes (LEDs) are used for transmitting data via visible light. In this study, we analyze pulse dual slope modulation (PDSM) as a means of delivering information in VLC. PDSM involves the modulation of symmetrical slope pulses to encode binary 0s and 1s, and owing to the moderately increasing and decreasing pulse shapes that are created, this method enables more spectral efficiency than the variable pulse position modulation (VPPM) technique currently adopted in IEEE 802.15.7. In particular, PDSM allows for the avoidance of intra-frame flicker by providing idle pulses in a spectrum-efficient way. A simple detection scheme is proposed for PDSMsignals, and its bit error rate (BER) is analyzed mathematically at varying slopes to validate the process through simulation. The BER performance of PDSM detection using dual sampling is compared to the performances of PDSM and VPPM using correlation detection. It is found that, when the probability of idle pulse transmission is less than 0.08 and higher than 0, the BER of dual sampling PDSM is lower than that of PDSM using correlation detection over the entire light intensity range.