• Title/Summary/Keyword: digital signal process

Search Result 527, Processing Time 0.028 seconds

Controller for Gas Leakage Protection in Semiconductor Process Chamber (반도체 제조장비용 챔버 가스누출 방지를 위한 제어모듈 개발)

  • Park Sung-Jin;Lee Eui-Yong;Sul Yong-Tae
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.6 no.5
    • /
    • pp.373-377
    • /
    • 2005
  • In this paper the gas leakage controller in processing chamber for semiconductor manufacturing is proposed. A pressure sensor is connected between the final valve and the numeric valve. A pressure sensor signal and a numeric valve signal are controlled by a proposed digital circuit module. Gas leakage condition, producing by 2nd plasticity in semiconductor process, display at LED. The proposed controller module is useful for monitoring the gas flow for preventing the critical process gas leakage.

  • PDF

PERFORMANCE EVALUATION OF DIGITAL DATA PROCESSING SYSTEM FOR KOREAN VLBI NETWORK(KVN) (KVN을 위한 디지털 데이터 처리 시스템의 성능평가)

  • Oh, Se-Jin;Roh, Duk-Gyoo;Yeom, Jae-Hwan;Byun, Do-Young;Lee, Chang-Hoon;Chung, Hyun-Soo;Je, Do-Heung;Wajima, Kiyoaki;Kawakami, Kazuyuki
    • Publications of The Korean Astronomical Society
    • /
    • v.22 no.3
    • /
    • pp.63-73
    • /
    • 2007
  • In this paper, we introduce the performance test results of digital data processing system for KVN (Korean VLBI Network). The digital data processing system for KVN consists of DAS (Data Acquisition System) and high-speed recorder which called Mark5B system. DAS system performs the digitalization of analog radio signal through ADS-1000 gigabit sampler with 1 Gsps/2-bit and process the digital filtering of digital signal. Mark5B system records the output data of DFB (Digital Filter Bank) with about 1 Gbps. In this paper, we carried out the preliminary evaluation experiments of the KVN digital data processing system connected between DAS system and Mark5B with VSI (VLBI Standard Interface) interface which is designed for compatible in each VLBI system. We first performed all of the KVN digital data processing system connected by VSI interface in the world. In factory inspection phase, we found that the DAS system has a memory read/write error in DSM (Digital Spectrometer) by analyzing the recorded data in Mark5B system. We confirmed that the DSM memory error has been correctly solved by comparing DSM results with Mark5B results. The effectiveness of KVN digital data processing system has been verified through the preliminary experiments such as data transmission, recording with VSI interface connection and data analysis between DSM and Mark5B system. In future work, we will perform the real astronomical observation by using the KVN 21m radio telescopes so as to verify its stability and performance.

Study on the Relationship Between Emission Signals and Weld Defect for In-Process Monitoring in CO2 Laser Welding of Zn-Coated Steel (아연코팅 강판의 CO2 레이저용접시 인프로세스 모니터링을 위한 측정신호와 용접결함과의 관련성 연구)

  • Kim, Jong-Do;Lee, Chang-Je
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.34 no.10
    • /
    • pp.1507-1512
    • /
    • 2010
  • In this study, the plasma induced by $CO_2$ laser lap welding of 6t Zn coated steel used for ship building was measured using photodiodes and a microphone. Then, the welding phenomenon with gap clearance of lap joint was compared with RMS-treated signal. Thus, we found that intensity of the RMS-treated signal increased with Zn vaporization; further, the presence of defects results in rapid variations with the RMS value as a function of lap-joint parameters. Besides, the FFT value of the raw signal with variations of changing welding parameters was calculated, and then the calculated FFT frequency value was set as the bandwidth of digital filter for a more accurate in-process monitoring. The RMS values were acquired by filtering the raw signal. By matching the weld beads and the calculated RMS values, we confirmed that there is a strong relationship between the signals and the defects.

A simple Demonstration of the Wiener-Khinchin Theorem using a Digital Oscilloscope and Personal Computer (디지털 오실로스코프에 의한 Wiener-Khinchin 정리의 시현)

  • Jung, Se-Min
    • Korean Journal of Optics and Photonics
    • /
    • v.24 no.5
    • /
    • pp.245-250
    • /
    • 2013
  • The Wiener-Khinchin theorem, which means that the autocorrelation function of a signal corresponds to the power spectrum of the signal, is very important in signal processing, spectroscopy and telecommunications engineering. However, because of needs for some relatively expensive equipments such as a correlator and the signal processing system, its demonstration in most undergraduate class is not easy so far. Recently, digital oscilloscopes whose functions can be replaced foresaid equipments are marketed with development of digital engineering. In this paper, a simple demonstration of the theorem is given by a digital storage oscilloscope and a personal computer with its theoretical background. The reason that deals again with this theorem which has been introduced in 1930 is that it has been not well informed yet to us and theoretical background of the demonstration is directly introduced from its driving process. Through deriving process of the theorem, some extended physical meanings of the impedance, power, power factor, Wiener spectrum, linear system response and, furthermore, basic idea of the Planck's quantization in the black body theory reveal themselves naturally. Hence it can be referred to lectures in general physics, modern physics, spectroscopy and material characterization experiment.

A 2.5 V 109 dB DR ΔΣ ADC for Audio Application

  • Noh, Gwang-Yol;Ahn, Gil-Cho
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.10 no.4
    • /
    • pp.276-281
    • /
    • 2010
  • A 2.5 V feed-forward second-order deltasigma modulator for audio application is presented. A 9-level quantizer with a tree-structured dynamic element matching (DEM) was employed to improve the linearity by shaping the distortion resulted from the capacitor mismatch of the feedback digital-toanalog converter (DAC). A chopper stabilization technique (CHS) is used to reduce the flicker noise in the first integrator. The prototype delta-sigma analogto-digital converter (ADC) implemented in a 65 nm 1P8M CMOS process occupies 0.747 $mm^2$ and achieves 109.1 dB dynamic range (DR), 85.4 dB signal-to-noise ratio (SNR) in a 24 kHz audio signal bandwidth, while consuming 14.75 mW from a 2.5 V supply.

Experimental Research for Design of Distributed Power System Protection IED (분산 전원 계통 연계용 보호 IED 설계를 위한 실험 연구)

  • Han, Chul-Wan;Oh, Sung-Nam;Yoon, Ki-Don;Kim, Kab-Il;Son, Young-Ik
    • Proceedings of the KIEE Conference
    • /
    • 2005.05a
    • /
    • pp.90-92
    • /
    • 2005
  • In this paper, we design a digital protection IED(Intelligent Electric Device) for a distributed power system in connection with power grid. The device can measure various elements for protection and communicate with another devices through network. The protection IED is composed of specific function modules: signal process module which converts analog signal from PT and CT handle algorithm to digital one; communication module for connection with another IEDs; input/output module for user-interfaces; main control module for control the whole modules. A general purpose DSP board with TMS320C2812 is used in the IED. Experiments with the power system simulator DOBLE have been made to verily the proposed hardware system.

  • PDF

Realization of Protection IED for Distributed Power System (분산 전원 계통 연계용 보호 IED의 설계 및 구현)

  • Han, Chul-Wan;Oh, Sung-Nam;Kim, Kab-Il;Son, Young-Ik
    • Proceedings of the KIEE Conference
    • /
    • 2005.10b
    • /
    • pp.517-519
    • /
    • 2005
  • In this paper, we consider a digital protection IED(Intelligent Electric Device) for a distributed power system. The IED can measure various elements for protection and communicate with another devices through network. The protection IED is composed of specific function modules: signal process module which converts analog signal from PT and CT handle algorithm to digital one; communication module for connection with another IEDs; input/output module for user-interfaces. A general purpose DSP board with TMS320C2812 is used in the IED. In order to verify the proposed IED, experimental researches with the power system simulator DOBLE has been carried out for a phase earth fault. The results show an under-voltage relaying algorithm has been realized sucessfully in the hardware system.

  • PDF

Implementation of All-Optical Serial-Parallel Data Converters Using Mach-Zehnder Interferometers and Applications (MZI를 이용한 전광 직렬-병렬 데이터 형식 변환기 구현과 활용 방안)

  • Lee, Sung Chul
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.7 no.2
    • /
    • pp.59-65
    • /
    • 2011
  • All-optical signal processing is expected to offer advantages in speed and power consumption against over electronics signal processing. It has a potential to solve the bottleneck issues of ultra-high speed communication network nodes. All-optical serial-to-parallel and parallel-to-serial data converters would make it possible to easily process the serial data information of a high-speed optical packet without optical-to-electronic-to-optical data conversion. In this paper, we explain the principle of simple and easily expandable all-optical serial-to-parallel and parallel-to-serial data converters based on Mach-Zehnder interferometers. We experimentally demonstrate these data converters at 10Gbit/s serial data rate. They are useful all-optical devices for the all-optical implementations of label decoding, self-routing, control of variable packets, bit-wise logical operation, and data format conversion.

Design of a 6-bit 500MS/s CMOS A/D Converter with Comparator-based Input Voltage Range Detection Circuit

  • Dae, Si;Yoon, Kwang Sub
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.6
    • /
    • pp.706-711
    • /
    • 2014
  • A low power 6-bit flash ADC that uses an input voltage range detection algorithm is described. An input voltage level detector circuit has been designed to overcome the disadvantages of the flash ADC which consume most of the dynamic power dissipation due to comparators array. In this work, four digital input voltage range detectors are employed and each input voltage range detector generates the specific clock signal only if the input voltage falls between two adjacent reference voltages applied to the detector. The specific clock signal generated by the detector is applied to turn the corresponding latched comparators on and the rest of the comparators off. This ADC consumes 68.82 mW with a single power supply of 1.2V and achieves 4.3 effective number of bits for input frequency up to 1 MHz at 500 MS/s. Therefore it results in 4.6 pJ/step of Figure of Merit (FoM). The chip is fabricated in 0.13-um CMOS process.

Power Amplifier Linearization using the Polynomial Type Predistorter (다항식형 전치왜곡기를 이용한 전력증폭기 선형화)

  • 민이규;이상설
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.7
    • /
    • pp.1102-1109
    • /
    • 2001
  • This paper presents the new architecture of an adaptive predistortion linearizer using the polynomial type predistorter. In the proposed linearizer, most of the processes, including the predistortion, are performed with a digital signal processor(DSP). The recursive least squares(RLS) algorithm is employed for the optimization process to minimize the errors between the predistorter and postdistorter output signals. Simulation results demonstrate that the adjacent channel power ratio(ACPR) is improved by greater than 40 dB at the band edge with linearization. The convergence and reconvergence performance of the linearizer is also satisfactory.

  • PDF