• Title/Summary/Keyword: digital circuits

Search Result 599, Processing Time 0.026 seconds

Study on the Design of S/PDIF BC which Can Operate without PLL (PLL없이 동작하는 S/PDIF IC 설계에 관한 연구)

  • Park Ju-Sung;Kim Suk-Chan;Kim Kyoung-Soo
    • The Journal of the Acoustical Society of Korea
    • /
    • v.24 no.1
    • /
    • pp.11-20
    • /
    • 2005
  • In this paper, we deal with the research about a S/PDIF (Sony Philips Digital Interface) receiver which can operate without PLL (Phase Locked Loop) circuits. Although a S/PDIF receiver is used in most audio devices and audio processors in these days. yet there are only few domestic researches about S/PDIF. Currently used commercial DACs (Digital-to-Analog Converters) which can decode S/PDIF signals, have a PLL circuit inside them. The PLL makes it possible to extract clock information from S/PDIF digital signal and to synchronize a clock signal with input signals. But the PLL circuit makes many diffculties in designing the SOC (System On Chips) of VLSIs (Vew Large Scale Integrated Ciruits) because it is an "analog circuit". We proposed a S/PDIF receiver which doesn't have PLL circuits and only has Pure digital circuits. The key idea of the proposed S/PDIF receiver. is to use the ratio between a 16 MHz basic input clock and S/PDIF signals. After having decoded hundreds thousands S/PDIF inputs, it went to prove that a S/PDIF receiver can be designed with pure digital circuits and without any analog circuits such as PLL circuits. We have confidence that the proposed S/PDIF receiver can be used as an IP (Intellectual Property) for the SOC design of the digital circuits.

A new interfacing circuit for low power asynchronous design in sensor systems (센서시스템에서의 저전력 비동기 설계를 위한 인터페이싱 회로)

  • Ryu, Jeong Tak;Hong, Won Kee;Kang, Byung Ho;Kim, Kyung Ki
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.19 no.1
    • /
    • pp.61-67
    • /
    • 2014
  • Conventional synchronous circuits in low power required systems such as sensor systems cannot only satisfy the timing requirement of the low voltage digital systems, but also they may generate wrong outputs under the influence of PVT variations and aging effects. Therefore, in the reliable ultra-low power design, asynchronous circuits have recently been reconsidered as a solution for scaling issues. However, it is not easy to totally replace synchronous circuits with asynchronous circuits in the digital systems, so the interfacing between the synchronous and asynchronous circuits is indispensable for the digital systems. This paper presents a new design for interfacing between asynchronous circuits and synchronous circuits, and the interface circuits are applied to a $4{\times}4$ multiplier logic designed using 0.11um technology.

A New Hardening Technique Against Radiation Faults in Asynchronous Digital Circuits Using Double Modular Redundancy (이중화 구조를 이용한 비동기 디지털 시스템의 방사선 고장 극복)

  • Kwak, Seong Woo;Yang, Jung-Min
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.20 no.6
    • /
    • pp.625-630
    • /
    • 2014
  • Asynchronous digital circuits working in military and space environments are often subject to the adverse effects of radiation faults. In this paper, we propose a new hardening technique against radiation faults. The considered digital system has the structure of DMR (Double Modular Redundancy), in which two sub-systems conduct the same work simultaneously. Based on the output feedback, the proposed scheme diagnoses occurrences of radiation faults and realizes immediate recovery to the normal behavior by overriding parts of memory bits of the faulty sub-system. As a case study, the proposed control scheme is applied to an asynchronous dual ring counter implemented in VHDL code.

Parallel Structure of Viterbi Decoder for High Performance of PRML Signal (PRML신호용 고성능 Viterbi Decoder의 병렬구조)

  • Seo, Beom-Soo;Kim, Jong-Man;Kim, Hyong-Suk
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.58 no.4
    • /
    • pp.623-626
    • /
    • 2009
  • In this paper, we applied new analog viterbi decoder to decode PR(1,2,2,1) signal for DVD and analyze the specific and signal characteristics. We implemented the parallel analog viterbi decoder and the convolution digital viterbi decoder(the digital PRML) utilizing the technology of analog parallel processing circuits. The proposed analog viterbi decoder can replace the conventional digital viterbi decoder by a new one. Our circuits design the low distortion and the high accuracy over the previous implementation. Through the parallel structure of the proposed viterbi decoder, we got the achievement of the decoding speed by the multiple times.

Development of the Internet-Based Educational Software Package for the Design and Virtual Experiment of the Digital Logic Circuits (디지탈 논리회로 설계 및 모의 실험 실습을 위한 인터넷 기반 교육용 소프트웨어 패키지 개발)

  • Ki Jang-Geun;Ho Won
    • Journal of Engineering Education Research
    • /
    • v.2 no.1
    • /
    • pp.10-16
    • /
    • 1999
  • In this paper, we developed the internet-based educational software package (DVLab) for design and virtual experiment of the digital logic circuits. The DVLab consists of the LogicSim module for design and simulation of digital combinational/sequantial logic circuits, micro-controller application circuits and the BreadBoard module for virtual experiment and the Theory module for lecture and the Report/ReportChecker module and some other utility modules. All developed modules can be run as application programs as well as applets in the Internet. The LogicSim and the BreadBoard support real time clock function, output verification function on the designed circuits, trace function of logic values, copy-protection function of designed circuits and provide various devices including logic gates, TTLs, LED, buzzer, and micro-controller. The educational model of digital logic circuit design and experiment using the DVLab is also presented in this paper.

  • PDF

Building Blocks for Current-Mode Implementation of VLSI Fuzzy Microcontrollers

  • Huerats, J.L.;Sanchez-Solano, S.;Baturone, I.;Barriga, A.
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 1993.06a
    • /
    • pp.929-932
    • /
    • 1993
  • A fuzzy microcontroller is presented implementing a simplified inference mechanism. Fuzzification, rule composition and defuzzification are carried out by means of (basically) analog current-mode CMOS circuits operating in strong inversion. Also a voltage interface is provided with the external world. Combining analog and digital techniques allow a programming capability.

  • PDF

A study on the implementation of the fault-tolerant digital filter using self-checking pulse rate residue arithmetic circuits. (자기검사(自己檢査) 펄스열(列) 잉여수연산회로(剩餘數演算回路)를 이용한 폴트 토러런트 디지탈 필타의 구성(構成)에 관한 연구(硏究))

  • Kim, Moon-Soo;Chun, Koo-Chae
    • Proceedings of the KIEE Conference
    • /
    • 1987.07b
    • /
    • pp.1185-1187
    • /
    • 1987
  • Digital systems are increasingly being used in the ranges of many control engineering. The residue number system offers the possibility of high speed operation and error correction. The compact self-checking pulse-train residue arithmetic circuit is proposed. A fault tolerant digital filter is practically implemented using these proposed circuits.

  • PDF

An Application of CMOS Gate Array Integrated Circuits to Switching Network and Digital Line Concentrator (스위칭 네트워크와 디지털 접선 장치에서의 CMOS 게이트 어레이 IC 적용)

  • 박항구;박권철;조용현
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.4
    • /
    • pp.652-657
    • /
    • 1987
  • This paper describes an application of CMOS Gate Array Integrated Cricuits to the implementation of three functional units: A Multiplexer, Time Switch, and Demultiplexer in the Switching Network and Digital Line Concentrator of TDX-1 system, which is a fully digital time division electronic switching system in Korea. The application of CMOS Gate Array Integrated Circuits significantly improves the overall system performance in terms of power consumption, cost, size, reliability, and timing margin, etc.

  • PDF

An extension of testability analysis for sequential circuits (순차회로를 위한 검사성 분석법의 확장)

  • 김신택;민형복
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.32A no.4
    • /
    • pp.75-84
    • /
    • 1995
  • Fault simulators are used for accurate evaluation of fault coverages of digital circuits. But fault simulation becomes time and memory consuming job because computation time is proportional to wquare of size of circuits. Recently, several approximate algorithms for testability analysis have been published to cope with the problems. COP is very fast but cannot be used for sequential circuits, while STAFAN can ve used for sequential circuits but requires large amount of computation because it utilizes logic simulation results. In this paper EXTASEC(An Extension of Testability Analysis for Sequential Circuits) is proposed. It is an extension of COP in the sense that it is the same as COP for combinational circuits, but it can handle sequential circuits, Xicontrollability and backward line analysis are key concept for EXTASEC. Performance of EXTASEC is proven by comparing EXTASEC with a falut simulator, STAFAN, and COP for ISCAS circuits, and the result is demonstated.

  • PDF

A Design of Digital Laser Theodolite (레이저를 이용한 거리센서의 디지털 회로의 설계)

  • Choi, In-Won;Kim, Hyun-Chul;Yoo, Soo-Yeub;Yun, Hee-Sang
    • Proceedings of the KIEE Conference
    • /
    • 2006.04a
    • /
    • pp.330-332
    • /
    • 2006
  • A short distance laser range detector was developed on digital circuit. The circuit changed the analog circuit to digital circuit as possible as. The currently available laser range circuit one uses analog circuit mainly. But this ranger design targeted mass production with digital reporting function. So digital circuits replaced the analog circuit except amplifier and remained minor circuits those are hard to replace with digital circuit. The simulation shows that it is possible to make a reasonable distance measuring circuit on a digital circuit for very low price compare to analog circuit one.

  • PDF