• Title/Summary/Keyword: differential circuits

Search Result 127, Processing Time 0.022 seconds

Differential Humoral Immune Responses in Pb-exposed Mice with Different Circling Preference

  • Kim, Dongsoo
    • Proceedings of the Korean Society of Toxicology Conference
    • /
    • 2003.10b
    • /
    • pp.161-161
    • /
    • 2003
  • Different circling preference of mice is a reference of inter-individual differences in their endogenous neuroimmune circuits. I have investigated relationship between differential immune responses in mice, who have same age, gender, and genetic background, and circling behavior preference.(omitted)

  • PDF

Design of a 2.4-GHz Fully Differential Zero-IF CMOS Receiver Employing a Novel Hybrid Balun for Wireless Sensor Network

  • Chang, Shin-Il;Park, Ju-Bong;Won, Kwang-Ho;Shin, Hyun-Chol
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.8 no.2
    • /
    • pp.143-149
    • /
    • 2008
  • A novel compact model for a five-port transformer balun is proposed for the efficient circuit design of hybrid balun. Compared to the conventional model, the proposed model provides much faster computation time and more reasonable values for the extracted parameters. The hybrid balun, realized in $0.18\;{\mu}m$ CMOS, achieves 2.8 dB higher gain and 1.9 dB lower noise figure than its passive counterpart only at a current consumption of 0.67 mA from 1.2 V supply. By employing the hybrid balun, a differential zero-IF receiver is designed in $0.18\;{\mu}m$ CMOS for IEEE 802.15.4 ZigBee applications. It is composed of a differential cascode LNA, passive mixers, and active RC filters. Comparative investigations on the three receiver designs, each employing the hybrid balun, a simple transformer balun, and an ideal balun, clearly demonstrate the advantages of the hybrid balun in fully differential CMOS RF receivers. The simulated results of the receiver with the hybrid balun show 33 dB of conversion gain, 4.2 dB of noise figure with 20 kHz of 1/f noise corner frequency, and -17.5 dBm of IIP3 at a current consumption of 5 mA from 1.8 V supply.

Research on R-C Distributed Circuits (R-C 분포회로에 관한 연구)

  • 박송배
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.3 no.2
    • /
    • pp.10-17
    • /
    • 1966
  • A method by which solutions of the differential equations of any other distributed circuits can be obtained is described when the solution of the differential equation of an R-C distributed amplifier is known. A graphical method of transforming any R-C ditributed circuit into an equivalent circuit which has a constant R(x)$cdot$C(x) was also obtained. The theoretical verification of this method is possible. For simplicity, any R-C distributed circuit can be transformed into an equivalent circuit which is a distributed circuit of either constant R(x) or C(x). Using this equivalent circuit and considering a lumped circuit, an approximate analysis and synthesis can be made simply.

  • PDF

The Error Rate Evaluation for Differential Demodulation of 2-h Continuous Phase Modulation (차동 복조 2-h 연속 위성 변조의 오류 확률)

  • 윤동원;한영열
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.7
    • /
    • pp.29-35
    • /
    • 1994
  • The performance of continuous phase modulation signals is well known for the coherent demodulation. But the carrier recovery circuits of the coherent receiver have long acquisition time and the receiver experiences high error floors for fading channels. In this paper, we propose the differential demodulation of 2-h continuous phase modulation signals. The sets of modulation indices of 2-h phase codes adequate to the differential demodulation for differentially encoded input are obtained and the average bit error probability in Additive White Gaussian Noise environments is derived and analyzed.

  • PDF

Comparative Analysis and Performance Evaluation of New Low-Power, Low-Noise, High-Speed CMOS LVDS I/O Circuits (저 전력, 저 잡음, 고속 CMOS LVDS I/O 회로에 대한 비교 분석 및 성능 평가)

  • Byun, Young-Yong;Kim, Tae-Woong;Kim, Sam-Dong;Hwang, In-Seok
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.45 no.2
    • /
    • pp.26-36
    • /
    • 2008
  • Due to the differential and low voltage swing, Low Voltage Differential Signaling(LVDS) has been widely used for high speed data transmission with low power consumption. This paper proposes new LVDS I/O interface circuits for more than 1.3 Gb/s operation. The LVDS receiver proposed in this paper utilizes a sense amp for the pre-amp instead of a conventional differential pre-amp. The proposed LVDS allows more than 1.3 Gb/s transmission speed with significantly reduced driver output voltage. Also, in order to further improve the power consumption and noise performance, this paper introduces an inductance impedance matching technique which can eliminate the termination resistor. A new form of unfolded impedance matching method has been developed to accomplish the impedance matching for LVDS receivers with a sense amplifier as well as with a differential amplifier. The proposed LVDS I/O circuits have been extensively simulated using HSPICE based on 0.35um TSMC CMOS technology. The simulation results show improved power gain and transmission rate by ${\sim}12%$ and ${\sim}18%$, respectively.

Single-ended Differential RF Circuit Topologies Utilizing Complementary MOS Devices

  • Kim, Bonkee;Ilku Nam;Lee, Kwyro
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.2 no.1
    • /
    • pp.7-18
    • /
    • 2002
  • Single-ended differential RF circuit topologies fully utilizing complementary characteristics of both NMOS and PMOS are proposed, which have inherent advantage of both single-ended and differential circuits. Using this concept, we propose a CCPP (Complementary CMOS parallel push-pull) amplifier which has single-ended input/output with differential amplifying characteristics, leading to more than 30 dB improvement on $IIP_2$. In addition, complementary resistive mixer is also proposed, which provides not only differential IF outputs from single-ended RF input, but much better linearity as well as isolation characteristics. Experimental results using $0.35{\;}\mu\textrm{m}$ CMOS process show that, compared with conventional NMOS resistive mixer, the proposed mixer shows 15 dB better LO-to-IF isolation, 4.6 dB better $IIP_2$, and 4.5 dB better $IIP_3$performances.

Design of Differential Voltage-to-Frequency Converter Using Current Conveyor Circuit (전류 컨베어 회로를 이용한 차동전압-주파수 변환기의 설계)

  • Choi, Jin-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.4
    • /
    • pp.891-896
    • /
    • 2011
  • This paper describes the differential voltage-to-frequency converter which is realized current conveyor circuits. The output frequency of the differential voltage-to-frequency converter is proportional to the difference of two input voltages. The designed circuit is simulated by HSPICE. The range of input voltage difference is from several volts to several milli-volts. From the simulation results the error is less than from -1.9% to +1.8% compared to the calculated values.

Experimental Investigation of Differential Line Inductor for RF Circuits with Differential Structure

  • Park, Chang-kun
    • Journal of information and communication convergence engineering
    • /
    • v.9 no.1
    • /
    • pp.11-15
    • /
    • 2011
  • A Differential line inductor is proposed for a differential power amplifier. The proposed differential line inductor is composed of two conventional line inductors rearranged to make the current direction of the two line inductors identical. The proposed line inductor is simulated with a 2.5-D and a 3-D EM simulator to verify its feasibility with the substrate information in a 0.18-${\mu}m$ RF CMOS process. The inductances of various line inductors implemented with printed circuit boards were measured. The feasibility of the proposed line inductor was successfully demonstrated.

Design of CMOS Dual-Modulus Prescaler and Differential Voltage-Controlled Oscillator for PLL Frequency Synthesizer (PLL 주파수 합성기를 위한 dual-modulus 프리스케일러와 차동 전압제어발진기 설계)

  • Kang Hyung-Won;Kim Do-Kyun;Choi Young-Wan
    • 한국정보통신설비학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.179-182
    • /
    • 2006
  • This paper introduce a different-type voltage-controlled oscillator (VCO) for PLL frequency synthesizer, And also the architecture of a high speed low-power-consumption CMOS dual-modulus frequency divider is presented. It provides a new approach to high speed operation and low power consumption. The proposed circuits simulate in 0.35 um CMOS standard technology.

  • PDF

Quadrature Oscillators with Grounded Capacitors and Resistors Using FDCCIIs

  • Horng, Jiun-Wei;Hou, Chun-Li;Chang, Chun-Ming;Chou, Hung-Pin;Lin, Chun-Ta;Wen, Yao-Hsin
    • ETRI Journal
    • /
    • v.28 no.4
    • /
    • pp.486-494
    • /
    • 2006
  • Two current-mode and/or voltage-mode quadrature oscillator circuits each using one fully-differential second-generation current conveyor (FDCCII), two grounded capacitors, and two (or three) grounded resistors are presented. In the proposed circuits, the current-mode quadrature signals have the advantage of high-output impedance. The oscillation conditions and oscillation frequencies are orthogonally (or independently) controllable. The current-mode and voltage-mode quadrature signals can be simultaneously obtained from the second proposed circuit. The use of only grounded capacitors and resistors makes the proposed circuits ideal for integrated circuit implementation. Simulation results are also included.

  • PDF