• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.17 no.5
• /
• pp.29-38
• /
• 2018

This study aims to propose a method for the estimation of operational delay cost using transportation card data in bus accidents. Average operational delay time from bus accidents was surveyed among 12 bus companies through an interview method. Then, the operational delay cost was estimated using actual traffic accident data and transportation card data. Results showed that average loss time per bus accident was found to be 45 minutes. In addition, total occupancy of 659 was estimated for the accidents investigated using transportation card data, resulting a total loss time of 494.25 hours. An estimated operational delay cost was 186.9 thousand won per accident, which was 6.37% of social agency cost. The magnitude of this number implied that operational delay cost may have a significant impact on traffic accident cost if included.

• Journal of Korean Society of Transportation
• /
• v.26 no.3
• /
• pp.41-51
• /
• 2008

As the local bus service diagram after the bus route reform is studied by variable analysis based on traffic card data and income adjustment data, the characteristic of the local bus system is revealed in Busan Metropolitan city. The relationship between traveling length and traveling time is influenced by traveling velocity. In order to keep a headway within 10 minutes, bus service number per minute should be over 0.1013 vehicles. The traveling time of afternoon is generally longer than that of forenoon. Compared with the bus used by a lot people, the deviation of that used by a few people is larger in the all cases of length, headway, time and velocity. According to the analysis of the relationship among card trip number, average income and transfer rate, the relationship between card trip number and average income is expressed as linear function in the general bus and as exponential function in the high-grade & rapid bus. The 1% increase of transfer rate is equal to 6.3 trip/vehicle/day decrease and 4.9 trip/vehicle/day decrease in two bus types respectively. The four effective variables are defined by the discriminant analysis between the profitable routes and the unprofitable; According to discriminant size, bus service number per km, bus via suburb, subway meeting number, bus via university. In order to increase the income when the minibus will be included among public transit transfer system in 2008, it should be necessary to settle the bus network and revitalize the public transit better. In order to decrease the cost, it should be necessary to reorganize the hierarchy between the local bus and the minibus better.

• KSCE Journal of Civil and Environmental Engineering Research
• /
• v.34 no.2
• /
• pp.597-604
• /
• 2014

In this study, we investigate to show the limitations of current bus arrival time estimation model based on each bus route, and to propose a bus arrival time estimation model based on a bus stop to overcome these limitations. Using the characteristic of bus arrival time calculated on travel time between two bus stops, we develop a model to estimate bus arrival times with the data of all buses traveling the same section regardless of bus route numbers. In the proposed model, an estimated arrival time is calculated by weighted moving average method, and verification between observed value and estimated time is performed on the basis of RMSE. Error was reduced by up to 20% compared to the existing models and the data update period was reduced by more than half that is related to the accuracy of bus arrival time information. We expect to solve the following problems with the suggested method: sudden increase or decrease in arrival time of the bus, the difference of the expected arrival times at the same stop between two or more buses having different route numbers, and impossibility of offering information of a bus if the bus is not operated with the designated schedule.

• Journal of Korean Society of Transportation
• /
• v.26 no.5
• /
• pp.81-90
• /
• 2008

Bus passengers need some time to adapt to the changed bus route or free bus transfer system which is part of the public transportation system restructuring plan. This research is focused on the characteristics of monthly patterns of bus passengers. The period of stabilization of bus passenger demand after the rearrangement of bus route system by a time series were analysed. In order to look into the characteristics of bus passenger demand by month, data on the number of monthly bus passengers of recent five years in metropolitan cities across the nation was collected. Kendall's coefficient of concordance is used to test whether the cities showed concordance with respect to the number of monthly bus passengers during a period of five years. The study collected and performed a time series analysis of data on the number of monthly bus passengers during the past ten years in Daegu metropolitan area which carried out a new bus route plan in February 2006. The number of monthly bus passengers in 2006 was estimated using the time series analysis. The city of Daegu found that after six months the estimated and actual values displayed a similar pattern. This result can be applied to other cities in estimating the passenger demands in the future.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.31 no.10A
• /
• pp.996-1002
• /
• 2006

USB(Universal Serial Bus) is one of the most popular communication interfaces. When USB is used in an extended range, especially configurating In-home network by connecting multiple digital devices each other, USB interface uses the bandwidth in the way of TDM (Time Division Multiplexing) so that the bottleneck of bus bandwidth can be brought. In this paper, the more effective usage of bus bandwidth to overcome this situation is introduced.

• Journal of Korean Society of Transportation
• /
• v.20 no.5
• /
• pp.175-181
• /
• 2002

BIS(Bus arrival Information System) is a system that informs Passengers waiting at bus stops of the bus arrival time of next buses. However, when operating this system, it is not exactly known what type of bus arrival information should be provided. The purpose of this paper is to develop a model of the optimal bus arrival time to be informed for BIS. Analyzing Efficiency in the Seoul's Urban Bus Industry Using Data Envelopment Analysis. Two basic types of bus arrival information can be considered. One is Bus Locations : Where next buses are located and under what situation they are, such as the next bus departed from the previous stop, The other is Expected Arrival Time. Time to the arrivals of next buses. Characteristics of these two types of bus arrival time information provided for passengers waiting at bus stops for BIS are examined. The waiting time of passengers at bus stops is derived as a function of the bus arrival time to be informed. Some basic principles about the optimal bus arrival time to be informed are found. Finally, a case study assuming several simplifications is performed. One of the key findings is that there exists optimal arrival time to be informed other than the average arrival time. The optimal arrival time to be informed should be closer to the average arrival time for small and very large standard deviations and be earlier for certain amounts of standard deviations.

• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.45 no.5
• /
• pp.1-7
• /
• 2008

The general bus architecture consists of masters, slaves, arbiter, decoder and so on in shared bus. Specially, as several masters do not concurrently receive the right of bus usage, the arbiter plays an important role in arbitrating between shared bus and masters. Fixed priority, round-robin, TDMA and Lottery methods are developed in general arbitration policies, which lead the efficiency of bus usage in shared bus. On the other hand, the bus architecture can be modified to maximize the system performance. In the paper, we propose the flying master bus architecture that supports the parallel bus communication and analyze its merits and demerits following various arbitration policies that are mentioned above, compared with normal shared bus. From the results of performance verification using TLM(Transaction Level Model), we find that more than 40% of the data communication performance improves, regardless of arbitration policies. As the flying master bus architecture advances its studies and applies various SoCs, it becomes the leading candidate of the high performance bus architecture.

• Proceedings of the KSRS Conference
• /
• 2005.10a
• /
• pp.637-640
• /
• 2005

In the development of a electronic system for a optical payload comprising mainly EOS(Electro-Optical Sub-system) and PDTS(Payload Data Transmission Sub-system), many aspects should be investigated and discussed for the easy implementation, for th e higher reliability of operation and for the effective ness in cost, size and weight as well as for the secure interface with components of a satellite bus, etc. As important aspects the interfaces between a satellite bus and a payload, and some design features of the CEU(Camera Electronics Unit) inside the payload are described in this paper. Interfaces between a satellite bus and a payload depend considerably on whether t he payload carries the PMU(Payload Management Un it), which functions as main controller of the Payload, or not. With the PMU inside the payload, EOS and PDTS control is performed through the PMU keep ing the least interfaces of control signals and primary power lines, while the EOS and PDTS control is performed directly by the satellite bus components using relatively many control signals when no PMU exists inside the payload. For the CEU design the output channel configurations of panchromatic and multi-spectral bands including the video image data inter face between EOS and PDTS are described conceptually. The timing information control which is also important and necessary to interpret the received image data is described.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.34C no.3
• /
• pp.1-10
• /
• 1997

We present an approach to high-level synthesis for a specific target architecture-partitioned bus architecture. In this approach, we have specific goals of minimizing data transfer length and number of buses in addition to common synthesis goals such as minimizing number of control steps and satisfying given resource constraint. Minimizing data transfer length and number of buses can be very important design goals in the era of deep submicron technology in which interconnection delay and area dominate total delay and area of the chip to be designed. in partitioned bus architecture, to get optimal solution satisfying all the goals, partitioning of operation nodes among segments and ordering of segments as well as scheduling and allocation/binding must be considered concurrently. Those additional goals may impose much more complexity on the existing high-level synthesis problem. To cope with this increased complexity and get reasonable results, we have employed two ideas in ur synthesis approach-extension of the target architecture to alleviate bus requirement for data transfer and adoption of genetic algorithm as a principal methodology for design space exploration. Experimental results show that our approach is a promising high-level synthesis mehtodology for partitioned bus architecture.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.15 no.11
• /
• pp.2433-2438
• /
• 2011

Bus system consists of several masters, slaves, arbiter and decoder in a bus. Master means the processor that performs data command like CPU, DMA, DSP and slave means the memory that responds the data command like SRAM, SDRAM and register. Furthermore, as multiple masters can't use a bus concurrently, arbiter plays an role in bus arbitration. In compliance with the selection of arbitration method, bus system performance can be changed definitely. Fixed priority and round-robin are used in general arbitration method and TDMA and Lottery bus methods are proposed currently as the improved arbitration schemes. In this study, we proposed the score arbitration method and synthesized it using Hynix 0.18um technology, after design of RTL. Also we analyze the performance compared with general arbitration methods through simulation.