• Journal of the Institute of Electronics and Information Engineers
• /
• v.54 no.4
• /
• pp.108-112
• /
• 2017

High-intensity-discharge lamps are widely utilized in outdoor and indoor lighting circumstances that need high luminance. In lighting applications for MHD lamps, the size of the lamp ballast circuit is an important factor and should be as small as possible. The electronic ballast for MHD lamps is superior to the electromagnetic(EM) ballast in that it saves energy, and has smaller volume and lighter weight. In this paper, highly efficient cost-effective and small sized electronic ballast for Metal Halide Lamp with high power factor using Digital Signal Processor are proposed. The proposed electronic ballast for MHD lamps combines a boost PFC converter with a half-bridge inverter, the algorithms of the power factor correction and ballast control were implemented using the TI's TMS320LF2406 CPU. Experimental results validate the ballast is also useful and reasonably suggested.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.59 no.5
• /
• pp.904-911
• /
• 2010

This paper presents the design of acoustic resonance free and over current limit during transient state consideration electronic ballast for 1.5kW Metal-Halide Lamp(MHL) that employs frequency modulation (FM) technique. The proposed ballast consists of a Full-Bridge(FB) rectifier, a passive power factor correction (PFC) circuit, a full-bridge inverter, an ignitor using LC resonance and a control circuit for frequency modulation. The frequency modulation technique is the most effective solution to eliminate acoustic resonance among other technique. It spreads power spectrum of lamp to reduce the supplied power spectrum under the energy level of eigen-value frequency. Moreover, the proposed ballast is simple and cost effective above conventional ballast. A new PFC circuit is proposed which combines with LCD type and PCSR filter. A new PFC circuit has higher PF and lower THD than conventional LCD type and secure high reliability. Finally, to protected switching components in transient state, the surge current into ballast is limited by increase the switching frequency. Performance of the proposed ballast was validated through computer simulation using Pspice, experimentation and by applying it to an electronic ballast for a prototype 1.5kW MHL.

• Proceedings of the KIEE Conference
• /
• 1999.07f
• /
• pp.2795-2797
• /
• 1999

Several power factor correction(PFC) circuits are presented to achieve high PF electronic ballast for both voltage-fed and current-fed electronic ballast. The proposed PFC circuits use valley-fill(VF) type DC-link stages modified from the conventional VF circuit to adopt the charge pumping method for PFC operations during the valley intervals. In voltage-fed ballast, charge pump capacitors are connected with the resonant capacitors. In current-fed type, the charge pump capacitors are connected with the additional secondary-side of the power transformer. The measured PF and THD are higher than 0.99 and 15% for all proposed PFC circuits. The lamp current CF is also acceptable in the proposed circuits. The proposed circuit is suitable for implementing cost-effective electronic ballast.

• Proceedings of the KIEE Conference
• /
• 1999.07f
• /
• pp.2798-2800
• /
• 1999

A new circuit, modified valley fill (MVF) combined with resonant inductor of the self-excited resonant inverter and charge pump capacitors(CPCs), is presented to achieve high PF electronic ballast providing sufficient preheat current to lamp filaments for soft start maintaining low DC bus voltage. The MVF can adjust the valley voltage higher than half the peak line voltage. The CPCs draw the current from the input line to make up the current waveform during the valley interval. The measured PF and THD are 0.99 and 12%, respectively. The lamp current CF is also acceptable in the proposed circuit. The proposed circuit is suitable for implementing cost-effective electronic ballast.

• Proceedings of the KIPE Conference
• /
• 1999.07a
• /
• pp.266-269
• /
• 1999

Several power factor correction(PFC) circuits are presented to achieve high PF electronic ballast for both voltage-fed and current-fed electronic ballast. The proposed PFC circuits use valley-fill(VF) type DC-link stages modified from the conventional VF circuit to adopt the charge pumping method for PFC operations during the valley intervals. In voltage-fed ballast, charge pump capacitors are connected with the resonant capacitors. In current-fed type, the charge pump capacitors are connected with the additional secondary-side of the power transformer. The measured PF and THD are higher than 0.99 and 15% for all proposed PFC circuits. The lamp current CF is also acceptable in the proposed circuits. The proposed circuit is suitable for implementing cost-effective electronic ballast.