• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2016년도 전력전자학술대회 논문집
• /
• pp.297-298
• /
• 2016

본 논문에서는 제안하는 컨버터와 인버터의 회로를 통합하여 다중레벨의 출력 전압과 커패시터의 전압 균등화 동작을 부스트와 차지펌프 회로를 이용하여 고효율의 회로를 구성하였다. 또한 결합 인덕터를 사용함으로써 누설인덕턴스를 최소화 할 뿐만 아니라 추가적인 전하균등화 회로를 추가하지 않음으로 써 가격에서도 유리함을 제공한다. 부스트-차지펌프회로와 멀티레벨 인버터가 결합된 새로운 구조를 제안하고 이를 수식적으로 정리하고 시뮬레이션과 실제 하드웨어를 통하여 검증하였다.

• 한국통신학회:학술대회논문집
• /
• 한국통신학회 1986년도 추계학술발표회 논문집
• /
• pp.68-71
• /
• 1986

A new circuit configuration for charge-balancing successive approximation Analog-to-Digital converters is described. This consists of a improved successive approximation register(SAR) and a weighted capacitor Digital-to-Analog converter (WCDAC). Due to the inherent conversion property of the WCDAC, the A/D converter using the WCDAC can be simply implemented by successive approximation conversion method, and 4bit monotonicity conversion with differential nonlinearity less 1/2LSB is completed in 80 US.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1998년도 전력전자학술대회 논문집
• /
• pp.455-459
• /
• 1998

In this paper input Series-Output Parallel connected converter configuration for high voltage power conversion applications is proposed and a control method to solve the problems of Input Series-Output Paralles connected converter configuration is introduced. In this configuration snubber circuit or voltage balancing controller that is necessary for the series connection of switching devices is not needed. The effectiveness of this proposed configuration is verified by simulation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 하계학술대회 논문집 D
• /
• pp.2146-2148
• /
• 2002

In this paper, PID control method using genetic algorithm to control the nonlinear multivariable system is presented. Genetic algorithms are global search techniques for nonlinear optimization. For experiment, the x-y rod balancing system with driver circuit board is fabricated. Experiments such as angle and position control for system are performed. The validity and control performance of the GA-based PID controller are confirmed by experimental results.

• 전력전자학회논문지
• /
• 제5권1호
• /
• pp.39-45
• /
• 2000

최근에 전력용 반도체 스위치의 정격이 커지면서 IGBT와 같은 소자는 그 편리성과 대용량화로 점차 많은 응용분야에 이용되고 있다. 특히 보다 높은 전압 정격을 용구하는 중·대용량 분야, 소용량이면서 고압 정격을 요구하는 분야의 저가의 전력용 반도체 고압 스위치가 요구되는 분야 등에서 높은 정격을 가지는 IGBT스위치를 구현하기 위하여 그 소자들간의 직렬로 연결하는 것이 필수적이다. 본 논문에서는 수 kV의 동작전압을 가지는 스위치를 실현하기 위하여 기존의 직렬 연결된 IGBT에 제안된 보조회로를 삽입하였다. 본 논문에서는 IGBT를 이용한 고압스위칭 동작원리와 그 기능을 검증하기 위해 4개의 IGBT를 직렬연결한 3kV/45A급 스위치를 제작하여 과도상태 및 정상상태에서의 전압 분배를 실험하였다.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권2호
• /
• pp.184-188
• /
• 2014

There is a trade-off between read stability and writability under a full-/half-select condition in static random access memory (SRAM). Another trade-off in the minimum operating voltage between the read and write operation also exists. A new peripheral circuit for SRAM arrays, called a variation sensor, is demonstrated here to balance the read/write margins (i.e., to optimize the read/write trade-off) as well as to lower the minimum operation voltage for both read and write operations. A test chip is fabricated using an industrial 45-nm bulk complementary metal oxide semiconductor (CMOS) process to demonstrate the operation of the variation sensor. With the variation sensor, the word-line voltage is optimized to minimize the trade-off between read stability and writability ($V_{WL,OPT}=1.055V$) as well as to lower the minimum operating voltage for the read and write operations simultaneously ($V_{MIN,READ}=0.58V$, $V_{MIN,WRITE}=0.82V$ for supply voltage $(V_{DD})=1.1V$).

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2010년도 하계학술대회 논문집
• /
• pp.420-421
• /
• 2010

In this paper, a multi-module selective battery equalizer for series-connected Li-ion battery pack is proposed. Selective Equalizer (SE) scheme achieves smaller volume and lighter weight than individual cell equalizer (ICE) by minimizing the part count of bulky circuit element. However, SE scheme shows slow balancing speed when the voltage imbalance simultaneously occurs in more than one cell. The proposed multi-module overcomes the problem by employing multiple power converters. Prototype hardware is implemented and experimented with 14Ah battery cells to validate the performance of the proposed equalizer.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제48권2호
• /
• pp.83-88
• /
• 1999

Series connection of power semiconductor devices is selected in high voltage and high power applications. It is important to prevent the overvoltage from being induced across a device above ratings by the proper voltage balancing in the field of IGBT series connection. In addition, the overvoltage induced by a stray inductance has to be limited in the high power circuit. This paper proposes a new gate control scheme which can balance the voltage properly and limit the overshoot by controlling the slope of collector voltage under the turn-off transient in the series connected IGBTs. The proposed gate control scheme changes the slope of collector voltage by sensing the collector voltage and controlling the gate signal actively. The new series connected IGBT gate driver is made and its validity is verified by the experimental results for series connected IGBT circuit.

• 한국컴퓨터정보학회논문지
• /
• 제21권2호
• /
• pp.97-103
• /
• 2016

This paper deals with the cycle time minimization problem that determines the productivity in printed circuit board (PCB) with n components using the m placement machines. This is known as production cycle time determination problem (PCTDP). The polynomial time algorithm to be obtain the optimal solution has been unknown yet, therefore this hard problem classified by NP-complete. This paper gets the initial assignment result with the machine has minimum unit placement time per each component firstly. Then, the balancing process with reallocation from overhead machine to underhead machine. Finally, we perform the swap optimization and get the optimal solution of cycle time $T^*$ within O(mn) computational complexity. For experimental data, the proposed algorithm can be obtain the same result as integer programming+branch-and-bound (IP+B&B) and B&B.

• Journal of information and communication convergence engineering
• /
• 제8권4호
• /
• pp.461-465
• /
• 2010

This paper describes the design method of Time-to-Digital Converter(TDC) to obtain the constant delay time and good reliability. The reliability property is described with delay elements. In TDC the time signal is converted to digital value which is based on delay elements for the time interpolation. To obtain the constant delay time, the first and the last delay elements have different structure compared to the middle delay elements. In the first and the last delay elements, the driving ability could be controlled for the different delay time. The delay element can be designed by analog and digital devices. The delay time of the element using analog devices is not sensitive to process parameters than that of the element using digital devices. And the TDC circuit by the elements using analog devices shows better reliability than that by the elements using digital devices also.