• Title/Summary/Keyword: circuit

Search Result 16,990, Processing Time 0.038 seconds

Equivalent Circuit Modeling of Rosen-type Multilayer Piezoelectric Transformer (Rosen형 적층 압전변압기의 등가회로 모델링)

  • Shin, Hoon-Beom;Lee, Yong-Kuk;Yu, Young-Han;Ahn, Hyung-Keun;Han, Deuk-Young
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.19 no.12
    • /
    • pp.1099-1105
    • /
    • 2006
  • In this paper, the equivalent circuit model of a Rosen-type multilayer piezoelectric transformer(MPT) has been proposed based on the Mason's equivalent circuit model and the principle of single layer piezoelectric plate. From the piezoelectric direct and converse effects, the symbolic expressions between the electric inputs and outputs of the MPT have been derived from the equivalent circuit model. A simplified equivalent circuit model of the MPT whose driving part has a single input form has been proposed. The symbolic expressions of the driving part have been derived from the simplified equivalent circuit model and the model was compared with the multi-input equivalent circuit model through the simulation. In the comparisons between the simulation results and the experimental data, output voltage is 630 Vp-p in case of 11-layered MPT and 670 Vp-p for 13-layered MPT over the experiment range. As the load resistance increases, output voltage increases and saturates over $300k{\Omega}$ and the resonant frequency changes from 102 kHz to 103 kHz. The simulation and the experimental results agree well over different load resistances and frequencies.

A Study on the Design of Testable CAM using MTA Code (MTA 코드를 적용한 Testable CAM 설계에 관한 연구)

  • 정장원;박노경;문대철
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.6
    • /
    • pp.48-55
    • /
    • 1998
  • In this work, the testable CAM(Content Addressable Memory) is designed to perform the test effectively by inserting the ECC(Error Checking Circuit) inside the CAM. The designed CAM has the circuit which is capable of testing the functional faults in read, write, and match operations. In general the test circuit inserted causes the increase of total circuit area, Thus this work, utilizes the new MTA code to reduce the overhead of an area of the built-in test circuit which has a conventional parallel comparator. The designed circuit was verified using the VHDL simulator and the layout was performed using the 0.8${\mu}{\textrm}{m}$ double metal CMOS process. About 30% reduction of a circuit area wad achieved in the proposed CAM using the XOR circuit

  • PDF

Investigation of Equivalent Circuit for PEMFC Assessment (고분자 전해질 FC 평가용 등가회로 검토)

  • Myong, Kwang-Jae
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.35 no.9
    • /
    • pp.897-902
    • /
    • 2011
  • Chemical reactions occurring in a PEMFC are dominated by the physical conditions and interface properties, and the reactions are expressed in terms of impedance. The performance of a PEMFC can be simply diagnosed by examining the impedance because impedance characteristics can be expressed by an equivalent electrical circuit. In this study, the characteristics of a PEMFC are assessed using the AC impedance and various equivalent circuits such as a simple equivalent circuit, equivalent circuit with a CPE, equivalent circuit with two RCs, and equivalent circuit with two CPEs. It was found in this study that the characteristics of a PEMFC could be assessed using impedance and an equivalent circuit, and the accuracy was highest for an equivalent circuit with two CPEs.

The Protective Co-ordination between Low-Voltage Circuit-Breaker (저압차단기기의 보호협조)

  • Park, S.C.;Oh, J.S.;Lee, B.W.;Ryu, M.J.;Seo, J.M.
    • Proceedings of the KIEE Conference
    • /
    • 2001.11b
    • /
    • pp.340-343
    • /
    • 2001
  • In an electrical network, electrical power are transmitted by a various of protection, isolation and control electric circuit devices. This thesis deals with the protection function between circuit-breakers. The protective coordination concerns the behaviour of two devices placed in series in an electrical network, with a short-circuit downstream circuit-breaker. It has two basic principles: First, discrimination which is an increasing requirement of low voltage electrical distribution systems. Second, which is less well known: cascading, which consists of installing a device, whose breaking capacity is less than the three-phase short-circuit current at its terminals and helped by main circuit-breaker. The important advantage of cascading is to be able to install at a branch circuit-breaker of a lesser performance without endangering the safety of the installation for more economical usage. To determine and guarantee co-ordination between two circuit breakers, it is necessary to carry out a theoretical approach, first, and then confirm the results by means of standard tests. This is illustrated in appendix A of IEC 947-2.

  • PDF

Circuit Modeling and Analysis of Touch Screen Panel (터치스크린 패널의 회로 모델링 및 분석)

  • Byun, Kisik;Min, Byung-Wook
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.25 no.1
    • /
    • pp.47-52
    • /
    • 2014
  • A simple RC circuit model of large-scale touch screen panels is developed and the frequency range of the RC model is analyzed. 2D EM simulation results of a single touch cell are cascaded for a 23 inch touch panel using a circuit simulator, and the shortest and longest channels of the full panel are modeled with a 5-element RC circuit. The 5-element RC circuit can model the touch screen panel upto 130 kHz with the channel phase error of $10^{\circ}$. 7-element RC circuit model is also proposed and the frequency range for the channel phase error of $10^{\circ}$ is extended to 200 kHz.

Analysis of Vibration-powered Piezoelectric Energy Harvesters by Using Equivalent Circuit Models (등가 회로 모델을 이용한 압전 진동 에너지 수확 장치의 해석)

  • Kim, Jae-Eun
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.20 no.4
    • /
    • pp.397-404
    • /
    • 2010
  • The use of equivalent circuit models of piezoelectric energy harvesters is inevitable when power circuitry including rectifying and smoothing circuit elements is connected to them for evaluating DC electrical outputs. This is because it is difficult to incorporate the electro-mechanical coupling resulting from the additional circuitry into the conventional finite element analysis. Motivated by this observation, we propose a method to accurately extract the equivalent circuit parameters by using commercially available FEM software such as ANSYS which provides three-dimensional AC piezoelectric analysis. Then the equivalent circuit can be analyzed by circuit simulators such as $SimPowerSystems^{TM}$ of MATLAB. While the previous works have estimated the circuit parameters by experimental measurements or by analytical solutions developed only for limited geometries and boundary conditions, the proposed method has no such limitation because piezoelectric energy harvesters of any shapes and boundary conditions can be treated in FEM software. For the verification of the proposed method, multi-modal AC electrical power output by using a corresponding equivalent circuit is compared with that by ANSYS. The proposed method is then shown to be very useful in the subsequent evaluation of DC electrical output which is obtained by attaching a bridge diode and a storage capacitor to a piezoelectric energy harvester.

Design Optimization of Hybrid-Integrated 20-Gb/s Optical Receivers

  • Jung, Hyun-Yong;Youn, Jin-Sung;Choi, Woo-Young
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.4
    • /
    • pp.443-450
    • /
    • 2014
  • This paper presents a 20-Gb/s optical receiver circuit fabricated with standard 65-nm CMOS technology. Our receiver circuits are designed with consideration for parasitic inductance and capacitance due to bonding wires connecting the photodetector and the circuit realized separately. Such parasitic inductance and capacitance usually disturb the high-speed performance but, with careful circuit design, we achieve optimized wide and flat response. The receiver circuit is composed of a transimpedance amplifier (TIA) with a DC-balancing buffer, a post amplifier (PA), and an output buffer. The TIA is designed in the shunt-feedback configuration with inductive peaking. The PA is composed of a 6-stage differential amplifier having interleaved active feedback. The receiver circuit is mounted on a FR4 PCB and wire-bonded to an equivalent circuit that emulates a photodetector. The measured transimpedance gain and 3-dB bandwidth of our optical receiver circuit is 84 $dB{\Omega}$ and 12 GHz, respectively. 20-Gb/s $2^{31}-1$ electrical pseudo-random bit sequence data are successfully received with the bit-error rate less than $10^{-12}$. The receiver circuit has chip area of $0.5mm{\times}0.44mm$ and it consumes excluding the output buffer 84 mW with 1.2-V supply voltage.

Analysis and Alternative Circuit Design of Pneumatic Circuit for An Automotive Air Suspension (자동차 공기현가 공압회로 해석 및 대체회로 설계)

  • Lee, J.C.
    • Transactions of The Korea Fluid Power Systems Society
    • /
    • v.5 no.4
    • /
    • pp.17-25
    • /
    • 2008
  • This study presents an analytical model of the pneumatic circuit of an air suspension system to analyze the characteristics of vehicle height control. The analytical model was developed through the co-simulation of Simulink(air spring) and HyPneu(pneumatic circuit). Variant effective area of air spring and flow coefficients of pneumatic valves were estimated experimentally prior to the system test, and utilized in simulation. One-comer test apparatus was established using the components of commercial air suspension products. The results of simulation and experiment were so close that the proposed analytical model in this study was validated. However the frictional loss of conduit and heat dissipation which were ignored in this study need to be considered in future study. As an application example of proposed analytical model, an alternative pneumatic circuit of air suspension to conventional WABCO circuit was evaluated. The comparison of simulation results of WABCO circuit and alternative circuit show that proposed analytical model of co-simulation in this study is useful for the study of pneumatic system of automotive air suspension.

  • PDF

Structure of Low-Power MOS Current-Mode Logic Circuit with Sleep-Transistor (슬립 트랜지스터를 이용한 저 전력 MOS 전류모드 논리회로 구조)

  • Kim, Jeong-Beom
    • The KIPS Transactions:PartA
    • /
    • v.15A no.2
    • /
    • pp.69-74
    • /
    • 2008
  • This paper proposes a structure of low-power MOS current-mode logic circuit with sleep-transistor to reduce the leakage current. The sleep-transistor is used to high-threshold voltage transistor to minimize the leakage current. The $16\;{\times}\;16$ bit parallel multiplier is designed by the proposed circuit structure. Comparing with the conventional MOS current-model logic circuit, the circuit achieves the reduction of the power consumption in sleep mode by 1/50. This circuit is designed with Samsung $0.35\;{\mu}m$ CMOS process. The validity and effectiveness are verified through the HSPICE simulation.

The Characteristics and the Type Classification of Contemporary Public Libraries in terms of browsing circuit (현대 공공도서관의 회로경험에 따른 유형분류 및 특성)

  • Lee, Soo-Kyung;Kim, Yong-Seung
    • Korean Institute of Interior Design Journal
    • /
    • v.17 no.3
    • /
    • pp.59-67
    • /
    • 2008
  • This study aims to find out the characteristics and the type classification of contemporary public libraries in terms of browsing circuit. In so doing, it is to analyze 21 recently built libraries by using the browsing circuit, the spatial depth and the spatial layout. The study makes use of codes derived from the concept of 'Classification' and 'Frame' suggested by a pedagogist, Basil Bernstein. As a result, it shows that two codes are phased in overseas cases. In other words, one type is a lower depth of space and a high rate of rings with the multi-layer circuits and the three-dimensional circuit of multi-centered. the other type is the higher depth of space and a low rate of rings with the single-layer circuit and the multi-layer circuit of single-centered. In domestic cases, 4 types are shown. The characteristics of layout are seen as a radial shape and the rate of rings is lower than the overseas cases. It can be said that these results are a transitional phenomenon. For browsing circuit, domestic public libraries would be adapted to the three-dimensional circuit of multi-centered, a lower depth of space and a high rate of rings. By instructions of this plan, the real meaning of a public library will be come true.