• Title/Summary/Keyword: capacitor model

Search Result 287, Processing Time 0.026 seconds

An MMIC VCO Design and Fabrication for PCS Applications

  • Kim, Young-Gi;Park, Jin-Ho
    • Journal of Electrical Engineering and information Science
    • /
    • v.2 no.6
    • /
    • pp.202-207
    • /
    • 1997
  • Design and fabrication issues for an L-band GaAs Monolithic Microwave Integrated Circuit(MMIC) Voltage Controlled Oscillator(VCO) as a component of Personal Communications Systems(PCS) Radio Frequency(RF) transceiver are discussed. An ion-implanted GaAs MESFET tailored toward low current and low noise with 0.5mm gate length and 300mm gate width has been used as an active device, while an FET with the drain shorted to the source has been used as the voltage variable capacitor. The principal design was based on a self-biased FET with capacitive feedback. A tuning range of 140MHz and 58MHz has been obtained by 3V change for a 600mm and a 300mm devices, respectively. The oscillator output power was 6.5dBm wth 14mA DC current supply at 3.6V. The phase noise without any buffer or PLL was 93dB/1Hz at 100KHz offset. Harmonic balance analysis was used for the non-linear simulation after a linear simulation. All layout induced parasitics were incorporated into the simulation with EEFET2 non-linear FET model. The fabricated circuits were measured using a coplanar-type probe for bare chips and test jigs with ceramic packages.

  • PDF

Novel Switching Strategy of 1MVar STATCON using Cascade Multilevel Voltage Source Inverter for FACTS Application (FACTS 적용을 위한 직렬형 멀티레벨 전압형 인버터를 사용한 1MVar STATCON의 새로운 스위칭기법)

  • Min, Wan-Gi;Min, Jun-Gi;Choe, Jae-Ho
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.48 no.12
    • /
    • pp.691-700
    • /
    • 1999
  • This paper proposes a novel switching strategy of 1Mvar STATCON using cascade multilevel H-bridge inverter(HBI) for FACTS application. To control the reactive power instantaneously, the d-q dynamic system model is described and analyzed. A single pulse pattern based on the SHEM(Selective Harmonic Elimination Method) technique is determined from the look-up table to reduce the line current harmonics and a rotating fundamental frequency switching scheme is presented to adjust the DC voltage of each inverter capacitor at the same value. So the voltage unbalance problem between separately DC bus voltage is improved by using the proposed switching scheme. As a result, the presented inverter configuration not only reduces the system complexity by eliminating the isolation at the AC input side transformer but also improves the dynamic response to the step change of reactive power.

  • PDF

A Study on Pulse Power Suppuy for Microwave Oven Using HVC Embedded High Frequency Transformer (HVC 내장형 고주파변압기를 이용한 Microwave Oven용 펄스전원장치에 관한 연구)

  • Park K.H.;Cho J.S.;Jung B.H.;Mok H.S.;Park H.B.
    • Proceedings of the KIPE Conference
    • /
    • 2001.07a
    • /
    • pp.584-588
    • /
    • 2001
  • A conventional power supply to drive a microwave oven has ferro-resonant transformer and high voltage Capacitor(HVC). Though it is simple, transformer is bulky, heavy and has low-efficiency. To improve this defect a high frequency inverter type power supply has been investigated and developed in recent years. But, because of additional control circuit and switching device, inverter-type power supply is more expensive than conventional one. In this study, A new pulse power supply for Microwave Oven using novel HVC embedded high frequency transformer is proposed for down-sizing, cost reduction, and efficiency emprovement of Inverter type power supply. Also, equivalent circuit model is derived by impedance measurements. And the operation of proposed pulse power supply is verified by simulations and experimental results.

  • PDF

The oxidation of silicon nitride layer (실리콘 질화막의 산화)

  • 정양희;이영선;박영걸
    • Electrical & Electronic Materials
    • /
    • v.7 no.3
    • /
    • pp.231-235
    • /
    • 1994
  • The multi-dielectric layer $SiO_2$/$Si_3{N_4}$/$SiO_2$ (ONO) is used to improve charge retention and to scale down the memory device. The nitride layer of MNOS device is oxidize to form ONO system. During the oxidation of the nitride layer, the change of thickness of nitride layer and generation of interface state between nitride layer and top oxide layer occur. In this paper, effects of oxidation of the nitride layer is studied. The decreases of the nitride layer due to oxidation and trapping characteristics of interface state of multi layer dielectric film are investigated through the C-V measurement and F-N tunneling injection experiment using SONOS capacitor structure. Based on the experimental results, carrier trapping model for maximum flatband voltage shift of multi layer dielectric film is proposed and compared with experimental data. As a results of curve fitting, interface trap density between the top oxide and layer is determined as being $5{\times}10^11$~$2{\times}10^12$[$eV^1$$cm^2$].

  • PDF

A High-Efficiency, Auto Mode-Hop, Variable-Voltage, Ripple Control Buck Converter

  • Rokhsat-Yazdi, Ehsan;Afzali-Kusha, Ali;Pedram, Massoud
    • Journal of Power Electronics
    • /
    • v.10 no.2
    • /
    • pp.115-124
    • /
    • 2010
  • In this paper, a simple yet efficient auto mode-hop ripple control structure for buck converters with light load operation enhancement is proposed. The converter, which operates under a wide range of input and output voltages, makes use of a state-dependent hysteretic comparator. Depending on the output current, the converter automatically changes the operating mode. This improves the efficiency and reduces the output voltage ripple for a wide range of output currents for given input and output voltages. The sensitivity of the output voltage to the circuit elements is less than 14%, which is seven times lower than that for conventional converters. To assess the efficiency of the proposed converter, it is designed and implemented with commercially available components. The converter provides an output voltage in the range of 0.9V to 31V for load currents of up to 3A when the input voltage is in the range of 5V to 32V. Analytical design expressions which model the operation of the converter are also presented. This circuit can be implemented easily in a single chip with an external inductor and capacitor for both fixed and variable output voltage applications.

Setup of standard PD calibrator and its uncertainties

  • Kim, Kwang-Hwa;Yi, Sang-Hwa;Lee, Heun-Jin;Kang, Dong-Sik
    • Journal of Electrical Engineering and Technology
    • /
    • v.6 no.5
    • /
    • pp.677-683
    • /
    • 2011
  • The present paper describes the setup of standard partial discharge calibrator for measuring partial discharge and estimating uncertainties. The standard PD calibrator was designed and set up, consisting of a digital pulse generator, capacitor modules, and a digital oscilloscope controlled by software developed in the laboratory. Using this software, averages of charges and rising times and their standard deviations in the measured pulses can also be calculated. The standard PD calibrator generates five types of pulses: single, double, random, oscillating, and long-rising. The coefficient sensitivities to estimate the uncertainties of pulses were extracted in the model circuit of the standard PD calibrator. The uncertainties of charges and rising times in pulses of the standard PD calibrator were estimated with single pulses. These values were 0.3%-1.4% in charges and 1.9%-7.0% in rising time; however, these values are lower than the limit values in IEC 60270.

Impedance spectroscopy analysis of organic light emitting diodes with the $O_2$ anode plasma treatment (저압 산소 플라즈마 처리된 ITO박막을 이용한 유기 EL 소자의 성능 향상에 관한 임피던스 분석)

  • Kim, Hyun-Min;Park, Hyung-June;Lee, Jun-Sin;Oh, Se-Myoung;Jung, Dong-Ggeun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.06a
    • /
    • pp.436-437
    • /
    • 2006
  • In this work, impedance Spectroscopic analysis was applied to study the effect of plasma treatment on the surface of indum-tin oxide (ITO) anodes using $O_2$ gas and to model the equivalent circuit for organic light emitting diodes (OLEDs) with the $O_2$ plasma treatment of ITO surface at the anodes. This device with ITO/TPD/Alq3/LiF/Al structure can be modeled as a simple combination of a resistor and a capacitor. The $O_2$ plasma treatment on the surface of ITO shifts the vacuum level of the ITO as a result of which the barrier height for hole injection at the ITO/organic interface is reduced. The impedance spectroscopy measurement of the devices with the $O_2$ plasma treatment on the surface of ITO anodes shows change of values in parallel resistance ($R_p$) and parallel capacitance ($C_p$).

  • PDF

Analysis and Control of NPC-3L Inverter Fed Dual Three-Phase PMSM Drives Considering their Asymmetric Factors

  • Chen, Jian;Wang, Zheng;Wang, Yibo;Cheng, Ming
    • Journal of Power Electronics
    • /
    • v.17 no.6
    • /
    • pp.1500-1511
    • /
    • 2017
  • The purpose of this paper is to study a high-performance control scheme for neutral-point-clamping three-level (NPC-3L) inverter fed dual three-phase permanent magnet synchronous motor (PMSM) drives by considering some asymmetric factors such as the non-identical parameters in phase windings. To implement this, the system model is analyzed for dual three-phase PMSM drives with asymmetric factors based on the vector space decomposition (VSD) principle. Based on the equivalent circuits, PI controllers with feedforward compensation are used in the d-q subspace for regulating torque, where the cut-off frequency of the PI controllers are set at the twice the fundamental frequency for compensating both the additional DC component and the second order component caused by asymmetry. Meanwhile, proportional resonant (PR) controllers are proposed in the x-y subspace for suppressing the possible unbalanced currents in the phase windings. A dual three-phase space vector modulation (DT-SVM) is designed for the drive, and the balancing factor is designed based on the numerical fitting surface for balancing the DC link capacitor voltages. Experimental results are given to demonstrate the validity of the theoretical analysis and the proposed control scheme.

Thermal Reliability Analysis of BLDC Motor in a High Speed Axial Fan by the Accelerated Life Test (가속수명시험에 의한 고속팬용 밀폐구조형 BLDC 모터의 열신뢰성 분석)

  • Lee Tae-Gu;Moon Jong-Sun;Yoo Hoseon;Lee Jae-Heon
    • Korean Journal of Air-Conditioning and Refrigeration Engineering
    • /
    • v.17 no.12
    • /
    • pp.1169-1176
    • /
    • 2005
  • In this paper, thermal reliability of a closed type BLDC (Brushless DC) motor for high speed axial fan was analyzed by the accelerated life test. The closed type BLDC (Model No. MB1-8855-J01) motor was controlled by PCB module, which was composed of various electrical components. The failure of the closed type BLDC motor happened in PCB module due to high temperature. Failure mechanism of the closed type BLDC motor appears to be electrolyte dry out of capacitor. The accelerate life test was performed in temperature stress of $85^{\circ}C\;and\;105^{\circ}C$, respectively The failure data from the accelerated life test were analyzed and the life in each stress level was estimated with 960h and 261 h. At last, both life expression according to operating temperature of PCB module and life of the closed type BLBC motor in normal condition $(50^{\circ}C)$ were suggested.

Control Strategy and Stability Analysis of Virtual Synchronous Generators Combined with Photovoltaic Dynamic Characteristics

  • Ding, Xiying;Lan, Tianxiang;Dong, Henan
    • Journal of Power Electronics
    • /
    • v.19 no.5
    • /
    • pp.1270-1277
    • /
    • 2019
  • A problem with virtual synchronous generator (VSG) systems is that they are difficult to operate stably with photovoltaic (PV) power as the DC side. With this problem in mind, a PV-VSG control strategy considering the dynamic characteristics of the DC side is proposed after an in-depth analysis of the dynamic characteristics of photovoltaic power with a parallel energy-storage capacitor. The proposed PV-VSG automatically introduces DC side voltage control for the VSG when the PV enters into an unstable working interval, which avoids the phenomenon where an inverter fails to work due to a DC voltage sag. The stability of the original VSG and the proposed PV-VSG were compared by a root locus analysis. It is found that the stability of the PV-VSG is more sensitive to the inertia coefficient J than the VSG, and that a serious power oscillation may occur. According to this, a new rotor model is designed to make the inertial coefficient automatically change to adapt to the operating state. Experimental results show that the PV-VSG control strategy can achieve stable operation and maximum power output when the PV output power is insufficient.