• Title/Summary/Keyword: bump circuit

Search Result 41, Processing Time 0.026 seconds

In Situ Sensing of Copper-plating Thickness Using OPD-regulated Optical Fourier-domain Reflectometry

  • Nayoung, Kim;Do Won, Kim;Nam Su, Park;Gyeong Hun, Kim;Yang Do, Kim;Chang-Seok, Kim
    • Current Optics and Photonics
    • /
    • v.7 no.1
    • /
    • pp.38-46
    • /
    • 2023
  • Optical Fourier-domain reflectometry (OFDR) sensors have been widely used to measure distances with high resolution and speed in a noncontact state. In the electroplating process of a printed circuit board, it is critically important to monitor the copper-plating thickness, as small deviations can lead to defects, such as an open or short circuit. In this paper we employ a phase-based OFDR sensor for in situ relative distance sensing of a sample with nanometer-scale resolution, during electroplating. We also develop an optical-path difference (OPD)-regulated sensing probe that can maintain a preset distance from the sample. This function can markedly facilitate practical measurements in two aspects: Optimal distance setting for high signal-to-noise ratio OFDR sensing, and protection of a fragile probe tip via vertical evasion movement. In a sample with a centimeter-scale structure, a conventional OFDR sensor will probably either bump into the sample or practically out of the detection range of the sensing probe. To address this limitation, a novel OPD-regulated OFDR system is designed by combining the OFDR sensing probe and linear piezo motors with feedback-loop control. By using multiple OFDR sensors, it is possible to effectively monitor copper-plating thickness in situ and uniformize it at various positions.

Copper Pillar-Tin Bump with Immersion Tin Plating for High-Density Flip Chip Packaging (무전해 주석도금을 이용한 구리기둥-주석범프의 형성과 고밀도 플립칩 패키지 제조방법)

  • Cho, Il-Hwan;Hong, Se-Hwan;Jeong, Won-Cheol;Ju, Gyeong-Wan;Hong, Sang-Jeen
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.10-10
    • /
    • 2008
  • Flip chip technology is keeping pace with the increasing connection density of the ICs and is capable of transferring semiconductor performance to the printed circuit board. One of the most general flip chip technology is CPB technology presented by Intel. The CPTB technology has similar benefits with CPB but has simpler process and better reliability characteristics. In this paper, process sequence and structure of CPTB are presented.

  • PDF

Effects of PCB ENIG and OSP Surface Finishes on the Electromigration Reliability and Shear Strength of Sn-3.5Ag PB-Free Solder Bump (PCB의 ENIG와 OSP 표면처리에 따른 Sn-3.5Ag 무연솔더 접합부의 Electromigration 특성 및 전단강도 평가)

  • Kim, Sung-Hyuk;Lee, Byeong-Rok;Kim, Jae-Myeong;Yoo, Sehoon;Park, Young-Bae
    • Korean Journal of Materials Research
    • /
    • v.24 no.3
    • /
    • pp.166-173
    • /
    • 2014
  • The effects of printed circuit board electroless nickel immersion gold (ENIG) and organic solderability preservative (OSP) surface finishes on the electromigration reliability and shear strength of Sn-3.5Ag Pb-free solder bump were systematically investigated. In-situ annealing tests were performed in a scanning electron microscope chamber at 130, 150, and $170^{\circ}C$ in order to investigate the growth kinetics of intermetallic compound (IMC). Electromigration lifetime and failure modes were investigated at $150^{\circ}C$ and $1.5{\times}10^5A/cm^2$, while ball shear tests and failure mode analysis were conducted under the high-speed conditions from 10 mm/s to 3000 mm/s. The activation energy of ENIG and OSP surface finishes during annealing were evaluated as 0.84 eV and 0.94 eV, respectively. The solder bumps with ENIG surface finish showed longer electromigration lifetime than OSP surface finish. Shear strengths between ENIG and OSP were similar, and the shear energies decreased with increasing shear speed. Failure analysis showed that electrical and mechanical reliabilities were very closely related to the interfacial IMC stabilities.

Development of BGA Interconnection Process Using Solderable Anisotropic Conductive Adhesives (Solderable 이방성 도전성 접착제를 이용한 BGA 접합공정 개발)

  • Yim, Byung-Seung;Lee, Jeong Il;Oh, Seung Hoon;Chae, Jong-Yi;Hwang, Min Sub;Kim, Jong-Min
    • Journal of the Semiconductor & Display Technology
    • /
    • v.15 no.4
    • /
    • pp.10-15
    • /
    • 2016
  • In this paper, novel ball grid array (BGA) interconnection process using solderable anisotropic conductive adhesives (SACAs) with low-melting-point alloy (LMPA) fillers have been developed to enhance the processability in the conventional capillary underfill technique and to overcome the limitations in the no-flow underfill technique. To confirm the feasibility of the proposed technique, BGA interconnection test was performed using two types of SACA with different LMPA concentration (0 and 4 vol%). After the interconnection process, the interconnection characteristics such as morphology of conduction path and electrical properties of BGA assemblies were inspected and compared. The results indicated that BGA assemblies using SACA without LMPA fillers showed weak conduction path formation such as solder bump loss or short circuit formation because of the expansion of air bubbles within the interconnection area due to the relatively high reflow peak temperature. Meanwhile, assemblies using SACA with 4 vol% LMPAs showed stable metallurgical interconnection formation and electrical resistance due to the favorable selective wetting behavior of molten LMPAs for the solder bump and Cu metallization.

Effect of PCB Surface Finishs on Intermetallic Compound Growth Kinetics of Sn-3.0Ag-0.5Cu Solder Bump (Sn-3.0Ag-0.5Cu 솔더범프의 금속간화합물 성장거동에 미치는 PCB 표면처리의 영향)

  • Jeong, Myeong-Hyeok;Kim, Jae-Myeong;Yoo, Se-Hoon;Lee, Chang-Woo;Park, Young-Bae
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.17 no.1
    • /
    • pp.81-88
    • /
    • 2010
  • Thermal annealing and electromigration test were performed at $150^{\circ}C$ and $4{\times}10^3\;A/cm^2$ conditions in order to investigate the effect of PCB surface finishs on the growth kinetics of intermetallic compound (IMC) in Sn-3.0Ag-0.5Cu solder bump. The surface finishes of the electrodes of printed circuit board (PCB) were organic solderability preservation (OSP), immersion Sn, and electroless Ni/immersion gold (ENIG). During thermal annealing, the OSP and immersion Sn show similar IMC growth velocity, while ENIG surface finish had much slower IMC growth velocity. Applying electric current accelerated IMC growth velocity and showed polarity effect due to directional electron flow.

Development of Millimeter wave Radar Front-end for Automobile (차량용 밀리파 레이더 프론트엔드의 개발)

  • Shin, Cheon-Woo;Lee, Kyu-Han;Park, Hong-Min
    • Proceedings of the IEEK Conference
    • /
    • 2001.06a
    • /
    • pp.53-56
    • /
    • 2001
  • This paper has been developed a millimeter-wave radar to prevent car collision. This system needs to progress the problem as follows; (1) Increase of traffic accidents causing damage and injuries due to the increased number of motor vehicles and long distance driving, (2) Need for a device to help drivers who are in trouble due to bad weather conditions. (3) Need for a millimeter-wave radar as obstacles which need to be detected are small. This system is composited with some major technologies, Narrow beams to recognize obstacles or other objects, One-side circuit technology to prevent interference between electric waves, and Parts designed for radar products which are able to transmit millimeter - waves. The system has a various a application Field, Car distance auto-control system, prevent bump collision due to unexpected stoppage of the front car or careless driving, obstacle warning system, Car following system, and industrial and military purposes system. We have a looking forward to propose to develop field tests under various road conditions and hybrid car sensor by combining with other sensors

  • PDF

A Study of the fracture of intermetallic layer in electroless Ni/Au plating (무전해 니켈/금도금에서의 내부 금속층의 결함에 대한 연구)

  • 박수길;정승준;김재용;엄명헌;엄재석;전세호
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1999.05a
    • /
    • pp.708-711
    • /
    • 1999
  • The Cu/Ni/Au lamellar structure is extensively used as an under bump metallization on silicon file, and on printed circuit board(PCB) pads. Ni is plated Cu by either electroless Ni plating, or electrolytic Ni plating. Unlike the electrolytic Ni plating, the electroless Ni plating does not deposit pure Ni, but a mixture of Ni and phosphorous, because hypophosphite Is used in the chemical reaction for reducing Ni ions. The fracture crack extended at the interface between solder balls of plastic ball grid (PBGA) package and conducting pads of PCB. The fracture is duets to segregation at the interface between Ni$_3$Sn$_4$intermetallic and Ni-P layer. The XPS diffraction results of Cu/Ni/Au results of CU/Ni/AU finishs showed that the Ni was amorphous with supersaturated P. The XPS and EDXA results of the fracture surface indicated that both of the fracture occurred on the transition lesion where Sn, P and Ni concentrations changed.

  • PDF

Flexible tactile sensor array for foot pressure mapping system in a biped robot

  • Chuang, Cheng-Hsin;Liou, Yi-Rong;Shieh, Ming-Yuan
    • Smart Structures and Systems
    • /
    • v.9 no.6
    • /
    • pp.535-547
    • /
    • 2012
  • Controlling the balance of motion in a context involving a biped robot navigating a rugged surface or a step is a difficult task. In the present study, a $3{\times}5$ flexible piezoelectric tactile sensor array is developed to provide a foot pressure map and zero moment point for a biped robot. We introduce an innovative concept involving structural electrodes on a piezoelectric film in order to improve the sensitivity. The tactile sensor consists of a polymer piezoelectric film, PVDF, between two patterned flexible print circuit substrates (FPC). Additionally, a silicon rubber bump-like structure is attached to the FPC and covered by a polydimethylsiloxane (PDMS) layer. Experimental results show that the output signal of the sensor exhibits a linear behavior within 0.2 N ~ 9 N, while its sensitivity is approximately 42 mV/N. According to the characteristic of the tactile sensor, the readout module is designed for an in-situ display of the pressure magnitudes and distribution within $3{\times}5$ taxels. Furthermore, the trajectory of the zero moment point (ZMP) can also be calculated by this program. Consequently, our tactile sensor module can provide the pressure map and ZMP information to the in-situ feedback to control the balance of moment for a biped robot.

Comparisons of Interfacial Reaction Characteristics on Flip Chip Package with Cu Column BOL Enhanced Process (fcCuBE®) and Bond on Capture Pad (BOC) under Electrical Current Stressing

  • Kim, Jae Myeong;Ahn, Billy;Ouyang, Eric;Park, Susan;Lee, Yong Taek;Kim, Gwang
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.20 no.4
    • /
    • pp.53-58
    • /
    • 2013
  • An innovative packaging solution, Flip Chip with Copper (Cu) Column bond on lead (BOL) Enhanced Process (fcCuBE$^{(R)}$) delivers a cost effective, high performance packaging solution over typical bond on capture pad (BOC) technology. These advantages include improved routing efficiency on the substrate top layer thus allowing conversion functionality; furthermore, package cost is lowered by means of reduced substrate layer count and removal of solder on pad (SOP). On the other hand, as electronic packaging technology develops to meet the miniaturization trend from consumer demand, reliability testing will become an important issue in advanced technology area. In particular, electromigration (EM) of flip chip bumps is an increasing reliability concern in the manufacturing of integrated circuit (IC) components and electronic systems. This paper presents the results on EM characteristics on BOL and BOC structures under electrical current stressing in order to investigate the comparison between two different typed structures. EM data was collected for over 7000 hours under accelerated conditions (temperatures: $125^{\circ}C$, $135^{\circ}C$, and $150^{\circ}C$ and stress current: 300 mA, 400 mA, and 500 mA). All samples have been tested without any failures, however, we attempted to find morphologies induced by EM effects through cross-sectional analysis and investigated the interfacial reaction characteristics between BOL and BOC structures under current stressing. EM damage was observed at the solder joint of BOC structure but the BOL structure did not show any damage from the effects of EM. The EM data indicates that the fcCuBE$^{(R)}$ BOL Cu column bump provides a significantly better EM reliability.

A Design of Digital CMOS X-ray Image Sensor with $32{\times}32$ Pixel Array Using Photon Counting Type (포톤 계수 방식의 $32{\times}32$ 픽셀 어레이를 갖는 디지털 CMOS X-ray 이미지 센서 설계)

  • Sung, Kwan-Young;Kim, Tae-Ho;Hwang, Yoon-Geum;Jeon, Sung-Chae;Jin, Seung-Oh;Huh, Young;Ha, Pan-Bong;Park, Mu-Hun;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.7
    • /
    • pp.1235-1242
    • /
    • 2008
  • In this paper, x-ray image sensor of photon counting type having a $32{\times}32$ pixel array is designed with $0.18{\mu}m$ triple-well CMOS process. Each pixel of the designed image sensor has an area of loot $100{\times}100\;{\mu}m2$ and is composed of about 400 transistors. It has an open pad of an area of $50{\times}50{\mu}m2$ of CSA(charge Sensitive Amplifier) with x-ray detector through a bump bonding. To reduce layout size, self-biased folded cascode CMOS OP amp is used instead of folded cascode OP amp with voltage bias circuit at each single-pixel CSA, and 15-bit LFSR(Linear Feedback Shift Register) counter clock generator is proposed to remove short pulse which occurs from the clock before and after it enters the counting mode. And it is designed that sensor data can be read out of the sensor column by column using a column address decoder to reduce the maximum current of the CMOS x-ray image sensor in the readout mode.