• Title/Summary/Keyword: boolean expression

Search Result 37, Processing Time 0.027 seconds

A Method for Computing the Network Reliability of a Computer Communication Network

  • Ha, Kyung-Jae;Seo, Ssang-Hee
    • Proceedings of the Korea Multimedia Society Conference
    • /
    • 1998.10a
    • /
    • pp.202-207
    • /
    • 1998
  • The network reliability is to be computed in terms of the terminal reliability. The computation of a terminal reliability is started with a Boolean sum of products expression corresponding to simple paths of the pair of nodes. This expression is then transformed into another equivalent expression to be a Disjoint Sum of Products form. But this computation of the terminal reliability obviously does not consider the communication between any other nodes but for the source and the sink. In this paper, we derive the overall network reliability which all other remaining nodes. For this, we propose a method to make the SOP disjoint for deriving the network reliability expression from the system success expression using the modified Sheinman's method. Our method includes the concept of spanning trees to find the system success function by the Cartesian products of vertex cutsets.

  • PDF

An Algorithm for Computing of the Network Reliability (SDP기법에 근거한 전체 네트워크 신뢰도 계산을 위한 효율적 알고리즘)

  • 하경재;서상희
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 2000.04a
    • /
    • pp.473-476
    • /
    • 2000
  • The network reliability is to be computed in terms of the terminal reliability. The computation of a termini reliability is started with a Boolean sum of products expression corresponding to simple paths of the pair of nodes. This expression is then transformed into another equivalent expression to be a Disjoint Sum of Products form. But this computaion of the terminal reliability obviously does not consider the communication between any other nodes but for the source and the sink. In this paper, we derive the overall network reliability which is the probability of communication that each node in the network communicates with all other remaining nodes. For this, we propose a method to make the SOP disjoint for deriving the network reliability expression from the system success expression using the modified Sheinman's method and modified BDD method.

  • PDF

An Algorithm for Computing the Reliability of Multiple Terminal-Pairs (다중 터미널 신뢰도 계산을 위한 효율적 알고리즘)

  • 하경재;김원경
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 2000.04a
    • /
    • pp.385-388
    • /
    • 2000
  • The computation of a terminal-pair reliability is started with a Boolean sum of products expression corresponding to simple paths of the pair of nodes. This expression is then transformed into another equivalent expression to be a Sum of Disjoint Products form. The terminal reliability can then be obtained in a straightforward manner from the Sum of Disjoint Products form. In this paper, we proposed an efficient method to obtain reliability expressions for calculating multiple K terminal-pairs reliability between terminal-pairs of nodes of computers of complex networks. Actual programming results show that the new method is superior with regard to computational efficiency, especially for computing the reliability of multiple terminals.

  • PDF

System Reliability Evaluation Using a Binary Decision Diagram (이진결정도를 이용한 시스템 신뢰도 결정)

  • 조병호;황희륭
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.28B no.12
    • /
    • pp.1-8
    • /
    • 1991
  • Given the set of minimal paths between two vertices in a network, this paper shows that the system reliability can be obtained by using a Binary Decision Digram. It can be done by transforming a Boolean sum of products into a Binary Decision Diagram and the reliability can be directly derived from it. The resulting reliability expression is compact and requires relatively fewer arithmetic opersations in its evaluation. Several examples are given to show that the method using Binary Decision Diagram is conceptually casy, simple and efficient.

  • PDF

Multi-Level Groupings of Minterms Using the Decimal-Valued Matrix Method (십진수로 표현된 매트릭스에 의한 최소항의 다층모형 그룹화)

  • Kim, Eun-Gi
    • Journal of the Korea Society of Computer and Information
    • /
    • v.17 no.6
    • /
    • pp.83-92
    • /
    • 2012
  • This paper suggests an improved method of grouping minterms based on the Decimal-Valued Matrix (DVM) method. The DVM is a novel approach to Boolean logic minimization method which was recently developed by this author. Using the minterm-based matrix layout, the method captures binary number based minterm differences in decimal number form. As a result, combinable minterms can be visually identified. Furthermore, they can be systematically processed in finding a minimized Boolean expression. Although this new matrix based approach is visual-based, the suggested method in symmetric grouping cell values can become rather messy in some cases. To alleviate this problem, the enhanced DVM method that is based on multi-level groupings of combinable minterms is presented in this paper. Overall, since the method described here provides a concise visualization of minterm groupings, it facilitates a user with more options to explore different combinable minterm groups for a given Boolean logic minimization problem.

Parallel Bayesian Network Learning For Inferring Gene Regulatory Networks

  • Kim, Young-Hoon;Lee, Do-Heon
    • Proceedings of the Korean Society for Bioinformatics Conference
    • /
    • 2005.09a
    • /
    • pp.202-205
    • /
    • 2005
  • Cell phenotypes are determined by the concerted activity of thousands of genes and their products. This activity is coordinated by a complex network that regulates the expression of genes. Understanding this organization is crucial to elucidate cellular activities, and many researches have tried to construct gene regulatory networks from mRNA expression data which are nowadays the most available and have a lot of information for cellular processes. Several computational tools, such as Boolean network, Qualitative network, Bayesian network, and so on, have been applied to infer these networks. Among them, Bayesian networks that we chose as the inference tool have been often used in this field recently due to their well-established theoretical foundation and statistical robustness. However, the relative insufficiency of experiments with respect to the number of genes leads to many false positive inferences. To alleviate this problem, we had developed the algorithm of MONET(MOdularized NETwork learning), which is a new method for inferring modularized gene networks by utilizing two complementary sources of information: biological annotations and gene expression. Afterward, we have packaged and improved MONET by combining dispersed functional blocks, extending species which can be inputted in this system, reducing the time complexities by improving algorithms, and simplifying input/output formats and parameters so that it can be utilized in actual fields. In this paper, we present the architecture of MONET system that we have improved.

  • PDF

Logic Substitution Using Addition and Revision of Terms (항추가 및 보정을 적용한 대입에 의한 논리식 간략화)

  • Kwon, Oh-Hyeong
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.18 no.8
    • /
    • pp.361-366
    • /
    • 2017
  • For two given logical expressions and, when expression contains the same part of the logical expression as expression, substituting for that part of expression is called a substituted logic expression. If a substituted relation is established between the logical expressions, there is an advantage in that the number of literals used in the whole logical expression can be greatly reduced. However, if the substituted relation is not established, there is no simplification effect obtained from the substituted expression. Previous methods proposed a way to find substituted relations between logical expressions for the given logical expressions themselves, and to calculate substituted expressions if only substitution is possible. In this paper, a new method for performing substitution with addition and revision of logic terms is proposed in order to perform substitution, even though there is no substituted relation between two logic expressions. The proposed method is efficiently implemented using a matrix that finds terms to be added. Then, by covering the matrix that has added terms, substituted logic expressions are found. Experiment results show that the proposed method for several benchmark circuits can reduce the number of literals, compared to existing synthesis tools.

A Study on an Extended Cyber Attack Tree for an Analysis of Network Vulnerability (네트워크 취약성 분석을 위한 확장된 사이버 공격 트리에 관한 연구)

  • Eom, Jung Ho;Park, Seon Ho;Chung, Tai M.
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.6 no.3
    • /
    • pp.49-57
    • /
    • 2010
  • We extended a general attack tree to apply cyber attack model for network vulnerability analysis. We defined an extended cyber attack tree (E-CAT) which extends the general attack tree by associating each node of the tree with a transition of attack that could have contributed to the cyber attack. The E-CAT resolved the limitation that a general attack tree can not express complex and sophisticate attacks. Firstly, the Boolean expression can simply express attack scenario with symbols and codes. Secondary, An Attack Generation Probability is used to select attack method in an attack tree. A CONDITION-composition can express new and modified attack transition which a aeneral attack tree can not express. The E-CAT is possible to have attack's flexibility and improve attack success rate when it is applied to cyber attack model.

Multioutput Logic Simplication Using an Exclusive-OR Logic Synthesis Principle (배타 논리합 원리를 이용한 다출력 논리회로 간략화)

  • Kwon, Oh-Hyeong
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.15 no.9
    • /
    • pp.5744-5749
    • /
    • 2014
  • An extraction technique for a common logic expression is an extremely important part of multiple-output logic synthesis. This paper presents a new Boolean extraction technique using an exclusive-OR logic synthesis principle. The logic circuits produced only have AND, OR and NOT gates. Heuristic methods can also be applied to reduce the execution time and the number of literals. The experimental results showed improvements in the literal counts over the previous methods.

Optimal Synthesis of Binary Neural Network using NETLA (NETLA를 이용한 이진 신경회로망의 최적합성)

  • 정종원;성상규;지석준;최우진;이준탁
    • Proceedings of the Korean Society of Marine Engineers Conference
    • /
    • 2002.05a
    • /
    • pp.273-277
    • /
    • 2002
  • This paper describes an optimal synthesis method of binary neural network(BNN) for an approximation problem of a circular region and synthetic image having four class using a newly proposed learning algorithm. Our object is to minimize the number of connections and neurons in hidden layer by using a Newly Expanded and Truncated Learning Algorithm(NETLA) based on the multilayer BNN. The synthesis method in the NETLA is based on the extension principle of Expanded and Truncated Learning (ETL) learning algorithm using the multilayer perceptron and is based on Expanded Sum of Product (ESP) as one of the boolean expression techniques. The number of the required neurons in hidden layer can be reduced and fasted for learning pattern recognition.. The superiority of this NETLA to other algorithms was proved by simulation.

  • PDF