• 한국산학기술학회논문지
• /
• 제11권5호
• /
• pp.1592-1596
• /
• 2010

IGZO (indium gallium zinc oxide) 박막트랜지스터는, 활성층 채널의 폭과 길이의 비가 고정된 경우에도, 채널 길이가 길어지면 게이트전압에 대한 드레인 전류의 특성곡선이 양의 전압 방향으로 이동하고 전계효과이동도는 낮아졌다. 채널의 길이와 폭이 고정된 상태에서는, 드레인이 전압 높은 경우에 전계효과이동도가 낮고 문턱아래 기울기가 큰 특성을 보였다. 이러한 현상은 IGZO 채널층의 일함수가 커서 소스/드레인 전극과 채널층의 접합부 띠굽음이 규소반도체의 경우와 반대방향으로 나타나는 것에 기인하는 것으로 해석된다.

• 한국결정성장학회지
• /
• 제17권5호
• /
• pp.187-191
• /
• 2007

The device performance of ZnO-thin film transistors(ZnO-TFTs) with gate dielectrics of $SiO_2,\;SiN_x$ and Polyvinylphenol(PVP) having a bottom gate configuration were investigated. ZnO-TFTs can induce high device performance with low intrinsic carrier concentration of ZnO only by controlling gas flow rates without additional doping or annealing processes. The field effect mobility and on/off ratio of ZnO-TFTs with $SiN_x$ were $20.2cm^2V^{-1}s^{-1}\;and\;5{\times}10^6$ respectively which is higher than those previously reported. The device adoptable values of the mobility of $1.37cm^2V^{-1}s^{-1}$ and the on/off ratio of $6{\times}10^3$ were evaluated from the device with organic PVP dielectric.

• Journal of Industrial and Engineering Chemistry
• /
• 제68권
• /
• pp.399-405
• /
• 2018

We report the fabrication of organic field-effect transistors (OFETs) via spray coating of electrochemically exfoliated graphene (EEG) and conducting polymer hybrid as electrodes. To reduce the roughness and sheet resistance of the EEG electrodes, subsequent coating of conducting polymer (poly(3,4-ethylenedioxythiophene)-poly(styrenesulfonate) (PEDOT:PSS)) and acid treatment was performed. After that, active channel layer was developed by spin coating of semiconducting poly(3-hexylthiophene) on the hybrid electrodes to define the bottom gate bottom contact configuration. The OFET devices with the EEG/PEDOT:PSS hybrid electrodes showed a reasonable electrical performances (field effect mobility = $0.15cm^2V^{-1}\;s^{-1}$, on/off current ratio = $10^2$, and threshold voltage = -1.57V). Furthermore, the flexible OFET devices based on the Polydimethlsiloxane (PDMS) substrate and ion gel dielectric layer exhibited higher electrical performances (field effect mobility = $6.32cm^2V^{-1}\;s^{-1}$, on/off current ratio = $10^3$, and threshold voltage = -1.06V) and excellent electrical stability until 1000 cycles of bending test, which means that the hybrid electrode is applicable to various organic electronic devices, such as flexible OFETs, supercapacitors, organic sensors, and actuators.

• Bulletin of the Korean Chemical Society
• /
• 제33권5호
• /
• pp.1653-1658
• /
• 2012

A new anthracene-containing conjugated molecule was synthesized through the Sonogashira coupling and reduction reactions. 1-Ethynyl-4-hexylbenzene was coupled to 2,6-bis((4-hexylphenyl) ethynyl)anthracene-9,10-dione through a reduction reaction to generate 2,6,9,10-tetrakis((4-hexylphenyl)ethynyl) anthracene. The semiconducting properties were evaluated in an organic thin film transistor (OTFT) and a single-crystal field-effect transistor (SC-FET). The OTFT showed a mobility of around 0.13 $cm^2\;V^{-1}\;s^{-1}$ ($I_{ON}/I_{OFF}$ > $10^6$), whereas the SC-FET showed a mobility of 1.00-1.35 $cm^2\;V^{-1}\;s^{-1}$, which is much higher than that of the OTFT. Owing to the high photoluminescence quantum yield of 2,6,9,10-tetrakis((4-hexylphenyl)ethynyl) anthracene, we could observe a significant increase in drain current under irradiation with visible light (${\lambda}$ = 538 nm, 12.5 ${\mu}W/cm^2$).

• 전자공학회논문지A
• /
• 제33A권10호
• /
• pp.123-129
• /
• 1996

LDD structure is widely accepted in fabricating short channel MOSFETs due to reduced short channel effect originated form lower drain edge electric field. However, modeling of the LDD device is troublesome because the analysis methods of LDD region known are either too complicated or inaccurate. To solve the problem, this paper presents a nonlinear resistance model for the LDD region based on teh fact that the electron mobility changes with positive gate bias because accumulation layer of electrons is formed at the surface of the LDD region. To prove the usefulness of the model, single source/drain and LDD nMOSFETs were fabricated with 0.35$\mu$m CMOS technolgoy. For the fabricated devices we have measured I$_{ds}$-V$_{gs}$ characteristics and compare them to the modeling resutls. First of all, we calculated channel and LDD region mobility from I$_{ds}$-V$_{gs}$ characteristics of 1050$\AA$ sidewall, 5$\mu$m channel length LDD NMOSFET. Then we MOSFET and found good agreement with experiments. Next, we use calculated channel and LDD region mobility to model I$_{ds}$-V$_{gs}$ characteristics of LDD mMOSFET with 1400 and 1750$\AA$ sidewall and 5$\mu$m channel length and obtained good agreement with experiment. The single source/drain device characteristic modeling results indicates that the cahnnel mobility obtained form our model in LDD device is accurate. In the meantime, we found that the LDD region mobility is governed by phonon and surface roughness scattering from electric field dependence of the mobility. The proposed model is useful in device and circuit simulation because it can model LDD device successfully even though it is mathematically simple.

• 한국통신학회논문지
• /
• 제8권2호
• /
• pp.54-62
• /
• 1983

The electric characteristics of semiconductor materials can be found by way of various methods, of which the measurement of the carrier mobility is thought to be of great importance. There exist some mobilty measurements, but the measurement based on Hall effect is the most widely uesd. In this paper is adopted the mobility measurement of semiconductor by the use of cylindrical eavity operated in the same shape as TE modes. It is hoped that the resultant values of measurement, the structure of measurement circut, cavity design and the raising of relevant problems may give much help to those who may interested in this field.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2009년도 하계학술대회 논문집
• /
• pp.137-137
• /
• 2009

Thin-film transistors (TFTs) that can be prepared at low temperatures have attracted much attention due to the great potential for flexible electronics. One of the mainstreams in this field is the use of organic semiconductors such as pentacene. But device performance of the organic TFTs is still limited by low field effect mobility or rapidly degraded after exposing to air in many cases. Another approach is amorphous oxide semiconductors. Amorphous oxide semiconductors (AOSs) have exactly attracted considerable attention because AOSs were fabricated at room temperature and used lots of application such as flexible display, electronic paper, large solar cells. Among the various AOSs, a-IGZO was considerable material because it has high mobility and uniform surface and good transparent. The high mobility is attributed to the result of the overlap of spherical s-orbital of the heavy pest-transition metal cations. This study is demonstrated the effect of thickness channel layer from 30nm to 200nm. when the thickness was increased, turn on voltage and subthreshold swing were decreased. a-IGZO TFTs have used a shadow mask to deposit channel and source/drain(S/D). a-IGZO were deposited on SiO2 wafer by rf magnetron sputtering. using power is 150W, working pressure is 3m Torr, and an O2/Ar(2/28 SCCM) atmosphere at room temperature. The electrodes were formed with Electron-beam evaporated Ti(30nm) and Au(70nm) structure. Finally, Al(150nm) as a gate metal was evaporated. TFT devices were heat treated in a furnace at $250^{\circ}C$ in nitrogen atmosphere for an hour. The electrical properties of the TFTs were measured using a probe-station to measure I-V characteristic. TFT whose thickness was 150nm exhibits a good subthreshold swing(S) of 0.72 V/decade and high on-off ratio of 1E+08. Field effect mobility, saturation effect mobility, and threshold voltage were evaluated 7.2, 5.8, 8V respectively.

• 마이크로전자및패키징학회지
• /
• 제14권3호
• /
• pp.15-20
• /
• 2007

플라스틱 기판에 적용이 가능한 최대 공정온도 $270^{\circ}C$ 이하에서 ZnO-TFT 소자를 제작하였다. ZnO-TFT 소자는 bottom gate 구조로 제작되었으며, ICP-CVD로 형성된 $SiO_2$ 산화물 게이트 공정을 제외하고는 모든 박막증착 공정은 RF-magnetron sputtering process를 이용하였다. ZnO 박막은 Ar과 $O_2$ gas 유량의 비율에 따라 여러 가지 조건에서 RF-magnetron sputtering 시스템을 이용하여 상온에서 증착하였다. Ar과 $O_2$ gas의 비율에 따라 제작된 TFT 소자는 모두 enhancement 모드의 소자특성을 나타내었고, 또한 가시광선영역에 있어 80% 이상의 높은 투과율을 보였다. ZnO 증착시 순수 Ar을 사용하여 제작된 ZnO-TFT의 경우에, $1.2\;cm^2/Vs$의 field effect mobility, 8.5 V의 threshold voltage, 그리고 $5{\times}10^5$의 높은 on/off ratio, 1.86 V/decade의 swing voltage로 가장 우수한 전기적 특성을 보였다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
• /
• pp.377-377
• /
• 2014

We demonstrate the high temperature-dependent electrical behavior at 2D multilayer MoS2 transistor. Our previous reports explain that the extracted field-effect mobility of good device was inversely proportional to the increase of temperature. Because scattering mechanism is dominated by phonon scattering at a well-designed MoS2 transistor, having, low Schottky barrier. However, mobility at an immature our $MoS_2$ transistor (${\mu}m$ < $10cm^2V^{-1}s^{-1}$) is proportional to the increase temperature. The existence of a big Schottky barrier at $MoS_2-Ti$ junction can reduce carrier transport and lead to lower transistor conductance. At high temperature (380K), the field-effect mobility of multilayer $MoS_2$ transistor increases from 8.93 to $16.9cm^2V^{-1}sec^{-1}$, which is 2 times higher than the value at room temperature. These results demonstrate that carrier transport at an immature $MoS_2$ with a high Schottky barrier is mainly affected by thermionic emission over the energy barrier at high temperature.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2009년도 9th International Meeting on Information Display
• /
• pp.310-311
• /
• 2009

New X-shaped crystalline molecules have been synthesized through various coupling reactions and their electronic properties were investigated. They exhibit good solubility in common organic solvents and good self-film forming properties. They are intrinsically crystalline as they exhibit well-defined X-ray diffraction patterns from uniform and preferred orientations of molecules. They also exhibited high field effect mobilities in thin film transistor (TFT) and good device performances.