• Journal of Electrical Engineering and Technology
• /
• v.1 no.3
• /
• pp.295-301
• /
• 2006

This paper presents a new two-terminal numerical algorithm for fault location estimation using the synchronized phasor in time-domain. The proposed algorithm is also based on the synchronized voltage and current phasor measured from the PMUs (Phasor Measurement Units) installed at both ends of the transmission lines. In this paper, the algorithm is given without shunt capacitance and with shunt capacitance using II -model and estimated using DFT (Discrete Fourier Transform) and LES (Least Error Squares Method). The algorithm uses a very short data window and classification for real-time transmission line protection. To verify the validity of the proposed algorithm, the Electro-Magnetic Transient Program (EMTP) and MATLAB are used.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.12
• /
• pp.2139-2146
• /
• 2008

This paper presents a numerical algorithm for fault location estimation which used to data from both end of the transmission line. The proposed algorithm is also based on the synchronized voltage and current phasor measured from the PMUs(Phasor Measurement Units) in the time-domain. This paper has separated from two part of with/without shunt capacitance(short/long distance). Most fault was arc one-ground fault which is 75% over [1]. so most study focused with it. In this paper, the numerical algorithm has calculated to distance for ground fault and line-line fault. In this paper, the algorithm is given with/without shunt capacitance using II parameter line model, simple impedance model and estimated using DFT(Discrete Fourier Transform) and the LES(Least Error Squares Method). To verify the validity of the proposed algorithm, the EMTP(Electro- Magnetic Transient Program) and MATLAB did used.

• Journal of the Korean Ceramic Society
• /
• v.48 no.6
• /
• pp.549-558
• /
• 2011

Application of a generalized equivalent circuit including the electrode condition for the Hebb-Wagner polarization in the frequency domain proposed by Jamnik and Maier can provide a consistent set of material parameters, such as the geometric capacitance, partial conductivities, chemical capacitance or diffusivity, as well as electrode characteristics. Generalization of the shunt capacitors for the chemical capacitance by the constant phase elements (CPEs) was applied to a model mixed conducting system, $Ag_2S$, with electron-blocking AgI electrodes and ion-blocking Pt electrodes. While little difference resulted for the electron-blocking cell with almost ideal Warburg behavior, severely non-ideal behavior in the case of Pt electrodes not only necessitates a generalized transmission line model with shunt CPEs but also requires modelling of the leakage in the cell approximately proportional to the cell conductance, which then leads to partial conductivity values consistent with the electron-blocking case. Chemical capacitance was found to be closer to the true material property in the electron-blocking cell while excessively high chemical capacitance without expected silver activity dependence resulted in the electron-blocking cell. A chemical storage effect at internal boundaries is suggested to explain the anomalies in the respective blocking configurations.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.7
• /
• pp.1294-1303
• /
• 2009

This paper presents a new numerical algorithm for fault discrimination and fault location estimation when occur to arcing ground and arcing line to line on transmission lines. The object of this paper is developed from new numerical algorithm to calculate the fault distance and simultaneously to make a distinction between transient and permanent faults. so the first of object for propose algorithm would be distinguish the permanent from the transient faults. This arcing fault discrimination algorithm is used if calculated value of arc voltage amplitude is greater than product of arc voltage gradient and the length of the arc path, which is equal or greater than the flashover length of a suspension insulator string[1-3]. Also, each algorithm is separated from short distance and long distance. This is difference to with/without capacitance between short to long distance. To test the validity of the proposed algorithms, the results of algorithm testing through various computer simulations are given. The test was simulated in EMTP/ATP simulator under a number of scenarios and calculate of algorithm was used to MATLAB.

• Journal of Electrical Engineering and Technology
• /
• v.3 no.4
• /
• pp.460-467
• /
• 2008

This paper presents a new numerical algorithm for the fault location estimation and arcing fault detection when a single-phase arcing ground fault occurs on a transmission line. The proposed algorithm derived in the spectrum domain is based on the synchronized voltage and current samples measured from the PMUs(Phasor Measurement Units) installed at both ends of the transmission lines. In this paper, the algorithm uses DFT(Discrete Fourier Transform) for estimation. The algorithm uses a short data window for real-time transmission line protection. Also, from the calculated arc voltage amplitude, a decision can be made whether the fault is permanent or transient. The proposed algorithm is tested through computer simulation to show its effectiveness.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.12
• /
• pp.56-62
• /
• 2013

We present a rectifier for wireless power transmission using multiplier configuration in layout for MOSFETs which works at 13.56 MHz, designed to fit in CMOS process where conventionally used diodes are replaced with the cross-coupled MOSFETs. Full bridge rectifier structure without comparators is employed to reduce current consumption and to be working up to higher frequency. Multiplier configuration designed in layout reduces time delay originated from parasitic series resistance and shunt capacitance at each finger due to long connecting layout, leading to fast transition from on-state to off-state cross-coupled circuit structure and vice versa. The power conversion efficiency is significantly increased due to this fast transition time. The rectifier is fabricated in $0.11{\mu}m$ CMOS process, RF to DC power conversion efficiency is measured as 86.4% at the peak, and this good efficiency is maintained up to 600 MHz, which is, to our best knowledge, the highest frequency based on cross-coupled configuration.