• Title/Summary/Keyword: Vth Cancellation

Search Result 3, Processing Time 0.02 seconds

New Voltage Programming LTPS-TFT Pixel Scaling Down VTH Variation for AMOLED Display

  • Nam, Woo-Jin;Lee, Jae-Hoon;Choi, Sung-Hwan;Jeon, Jae-Hong;Han, Min-Koo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.399-402
    • /
    • 2006
  • A new voltage-scaled compensation pixel which employs 3 p-type poly-Si TFTs and 2 capacitors without additional control line has been proposed and verified. The proposed pixel does not employ the $V_{TH}$ memorizing and cancellation, but scales down the inevitable $V_{TH}$ variation of poly-Si TFT. Also the troublesome narrow input range of $V_{DATA}$ is increased and the $V_{DD}$ supply voltage drop is suppressed. In our experimental results, the OLED current error is successfully compensated by easily controlling the proposed voltage scaling effects.

  • PDF

New Voltage Programming LTPS-TFT Pixel Scaling Down VTH Variation for AMOLED Display

  • Nam, Woo-Jin;Lee, Jae-Hoon;Shin, Hee-Sun;Jeon, Jae-Hong;Han, Min-Koo
    • Journal of Information Display
    • /
    • v.7 no.3
    • /
    • pp.9-12
    • /
    • 2006
  • A new voltage-scaled compensation pixel which employs 3 p-type poly-Si TFTs and 2 capacitors without additional control line has been proposed and verified. The proposed pixel does not employ the $V_{TH}$ memorizing and cancellation, but scales down the inevitable $V_{TH}$ variation of poly-Si TFT. Also the troublesome narrow input range of $V_{DATA}$ is increased and the $V_{DD}$ supply voltage drop is suppressed. In our experimental results, the OLED current error is successfully compensated by easily controlling the proposed voltage scaling effects.

900MHz RFID Passive Tag Frontend Design and Implementation (900MHz 대역 RFID 수동형 태그 전치부 설계 및 구현)

  • Hwang, Ji-Hun;Oh, Jong-Hwa;Kim, Hyun-Woong;Lee, Dong-Gun;Roh, Hyoung-Hwan;Seong, Yeong-Rak;Oh, Ha-Ryoung;Park, Jun-Seok
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.7B
    • /
    • pp.1081-1090
    • /
    • 2010
  • $0.18{\mu}m$ CMOS UHF RFID tag frontend is presented in this paper. Several key components are highlighted: the voltage multiplier based on the threshold voltage terminated circuit, the demodulator using current mode, and the clock generator. For standard compliance, all designed components are under the EPC Global Class-1 Generation-2 UHF RFID protocol. Backscatter modulation uses the pulse width modulation scheme. Overall performance of the proposed tag chip was verified with the evaluation board. Prototype Tag Chip dimension is neary 0.77mm2 ; According to the simulation results, the reader can successfully interrogate the tag within 1.5m. where the tag consumes the power about $71{\mu}W$.