• The Transactions of the Korean Institute of Power Electronics
• /
• v.22 no.1
• /
• pp.18-26
• /
• 2017

This paper proposes the model predictive control with space vector modulation (SVM) method for current control of voltage-source inverter. Unlike the conventional method using a limited number of voltage vectors by switching states, the proposed method can consider various voltage vectors to identify the optimized voltage vector. The various voltage vectors are obtained by subdividing existing voltage vectors. The optimized voltage vector that minimizes the cost function is selected and applied to the inverter by using the SVM. The various voltage vectors and SVM reduce current ripples in the output AC side of the inverter compared with the conventional method. The effectiveness and performance of the proposed method are verified through simulation and experiment with a three-phase two-level voltage-source grid-connected inverter.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.159-164
• /
• 1998

This paper proposes a SVPWM (space vector pulse width modulation) strategy for a multi-level voltage source inverter. This strategy is easily implemented as SPWM (sinusoidal pulse width modulation) and has the same DC-link voltage utilization as general SVPWM. The method to keep the voltage balancing of DC-link also is proposed by the analysis model of DC-link voltage fluctuation. The usefulness of the proposed SVPWM is verified through the simulation.

• Journal of Power Electronics
• /
• v.17 no.1
• /
• pp.96-105
• /
• 2017

In this paper, a hybrid modular multilevel converter (MMC) topology with an improved nearest level modulation method is proposed for medium-voltage high-power applications. The arm of the proposed topology contains N series connected half-bridge submodules (HBSMs), one full-bridge submodule (FBSM) and an inductor. By exploiting the FBSM, half-level voltages are obtained in the arm voltages. Therefore, an output voltage with a 2N+1 level number can be generated. Moreover, the total level number of the inserted submodules (SMs) is a constant. Thus, there is no pulse voltage across the arm inductors, and the SM capacitor voltage is rated. With the proposed voltage balancing method, the capacitor voltage of the HBSM is twice the voltage of the FBSM, and each IGBT of the FBSM has a relatively low switching frequency and an equalized conduction loss. The capacitor voltage balancing methods of the two kinds of SMs are implemented independently. As a result, the switching frequency of the HBSM is not increased compared to the conventional MMC. In addition, according to a theoretical calculation of the total harmonic distortion of the electromotive force (EMF), the voltage quality with the presented method can be significantly enhanced when the SM number is relatively small. Simulation and experimental results obtained with a MMC-based inverter verify the validity of the developed method.

• Journal of Power Electronics
• /
• v.16 no.6
• /
• pp.2109-2118
• /
• 2016

Based on the space vector pulse width modulation (SVPWM) theory, this paper realizes an easier SVPWM strategy, which is equivalently implemented by CBSPWM with zero-sequence voltage injection. The traditional SVPWM strategy has no effect on controlling the neutral-point voltage balance. In order to solve the neutral-point voltage unbalance problem for neutral-point-clamped (NPC) three-level inverters, this paper proposes a neutral-point voltage balance controller. The proposed controller realizes controlling the neutral-point voltage balance by dynamically calculating the offset superimposed to the three-phase modulation waves of an equivalent SVPWM strategy. Compared with the traditional SVPWM strategy, the proposed neutral-point voltage balance controller has a strong ability to balance the neutral-point voltage, has good steady-state performance, improves the output waveforms quality and is easy for digital implementation. An experiment has been carried out on a NPC three-level inverter prototype based on a digital signal processor-complex programmable logic device (DSP-CPLD). The obtained experimental results verify the effectiveness of the proposed neutral-point voltage balance controller.

• Journal of Power Electronics
• /
• v.15 no.3
• /
• pp.670-684
• /
• 2015

The hybrid cascaded multilevel inverter (HCMLI) is a popular converter topology that is being increasingly used in high power medium voltage drives. The intricacy of the control technique for a HCMLI increases with the number of levels and due to fluctuating dc voltages. This paper presents a novel offline quadrant search based space vector modulation technique to synthesize a sinusoidal output from a dispersed pattern of voltage vectors due to different voltages in the auxiliary unit. Such an investigation has never been reported in the literature and it is being attempted for the first time. The method suggested distributes the voltage vectors for a reduced total harmonic distortion at minimal computation. In addition, the proposed algorithm determines the maximum modulation index in the linear modulation range in order to synthesize a sinusoidal output for both normal and abnormal vector patterns. It is better suited for a wide range of practical applications. It is particularly well suited for renewable source fed inverters which utilize large capacitor banks to maintain the dc link, which are prone to such slow fluctuations. The proposed quadrant search space vector modulation technique is simulated using MATLAB/SIMULINK and implemented using a Nexys-2 Spartan-3E FPGA for a developed prototype.

• Journal of Power Electronics
• /
• v.8 no.4
• /
• pp.332-344
• /
• 2008

High frequency AC (HFAC) power distribution systems delivering power through a high frequency AC link with sinusoidal voltage have the advantages of simple structure and high efficiency. In a multiple module system, where multiple resonant inverters are paralleled to the high frequency AC bus through connection inductors, it is necessary for the output voltage phase angles of the inverters be controlled so that the circulating current among the inverters be minimized. However, the phase angle of the resonant inverters output voltage can not be controlled with conventional phase shift modulation or pulse width modulation. The phase angle is a function of both the phase of the gating signals and the impedance of the resonant tank. In this paper, we proposed a pulse phase modulation (PPM) concept for the resonant inverters, so that the phase angle of the output voltage can be regulated. The PPM can be used to minimize the circulating current between the resonant inverters. The mechanisms of the phase angle control and the PPM were explained. The small signal model of a PPM controlled half-bridge resonant inverter was analyzed. The concept was verified in a half bridge resonant inverter with a series-parallel resonant tank. An HFAC power distribution system with two resonant inverters connected in parallel to a 500kHz, 28V AC bus was presented to demonstrate the applicability of the concept in a high frequency power distribution system.

• Journal of Power Electronics
• /
• v.12 no.1
• /
• pp.98-103
• /
• 2012

This paper presents a digital pulse width modulator (DPWM) with a reduced digital modulation delay (a transport delay of the modulator) during the transient response of power converters. During the transient response operation of a power converter, as a result of dynamic variations such as load step-up or step-down, the closed loop controller will continuously adjust the duty cycle in order to regulate the output voltage. The larger the modulation delays, the larger the undesired output voltage deviation from the reference point. The three conventional DPWM techniques exhibit significant leading-edge and/or trailing-edge modulation delays. The DPWM technique proposed in this paper, which results in modulation delay reductions, is discussed, experimentally tested and compared with conventional modulation techniques.

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.369-372
• /
• 1994

In this paper, a voltage type dual PWM converter which achives the bidirectional power flow between a AC supply and a DC bus voltage is described. In PWM modulator, there exist a time difference between the sampling time and carrier wave, it achieves stable modulation even the disturbance in the synchronous AC source voltage. And this paper proposes the compensation method and the control method related a disturbance of synchronous signal using the low pass filter and phase shifter for the stable modulation. As a result the voltage type dual PWM converter makes the imput current wave as sinusoid, and performs the high power factor driving.

• Transactions of the Korean Society of Machine Tool Engineers
• /
• v.17 no.3
• /
• pp.65-70
• /
• 2008

Capacitive position sensing with modulation technique is widely used in electrostatic actuator applications. To maximize the electrostatic force and the position-sensing gain, capacitors for driving and capacitors for sensing are shared, i.e, after applying the driving voltage with high-frequency modulating signals using op amps, the position is demodulated from the modulated signal. In high-voltage applications, however, low bandwidth of a high-voltage op amp hinders adding the high-frequency modulating signal to the driving voltage. In this paper, new and very simple driving and sensing method is proposed, in which the pulse-width modulated driving voltage eliminates the need of the high-frequency modulating signal for position sensing. This new algorithm is proved by the simulation results using Matlab/SIMULINK.

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.265-269
• /
• 1994

The switching dead time avoiding a bridge leg short circuit in PWM voltage source inverter produces distortions of the controlling inverter output performance such as current waveform, voltage vector, and torque. In this paper, the influence of dead time is investigated. The on-line space voltage vector modulation method is used for current controller. It is possible to compensate dead time by space voltage vector modulation which generates additional pulse compensating voltage distortion caused by dead time. In addition, narrow pulse which is generally neglected can be compensated. All the algorithms, including field-oriented control are performed by one chip microprocessor 80C196MC and DSP TMS320C31. Experimental results probe that the proposed scheme provides a good inverter output performance.