• Title/Summary/Keyword: VPP

Search Result 132, Processing Time 0.033 seconds

A Study on the Measurement of Heart Rate Variability using the Modified Laplacian Electrodes (수정된 라플라시안 센서를 이용한 심박변이도 측정에 관한 연구)

  • Lee, Chung-Keun;Shin, Hang-Sik;Kim, Hong-Rae;Lee, Jeong-Whan;Kim, Yong-Jun;Lee, Myoung-Ho
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.5
    • /
    • pp.1050-1056
    • /
    • 2009
  • Heart Rate Variability(HRV) is a parameter that represents monitoring variability of time intervals between R-peak in electrocardiography. HRV serves to various applications, such as indices of autonomic functions, prediction of cardiac sudden death, assessment of stress and emotional, etc. However, as measuring R-peak in ECG needs at least 3-electrodes, and it is inconvenient for end users. In this paper, we suggested the modified laplacian electrodes for measuring HRV at one-point, which are producted by MEMS fabrication and have the two circular electrodes on the pad. For optimal position and direction, we performed an experiment that compared with pearson correlation coefficient and the amplitude of signals, between standard lead II and proposed electrodes. We analyzed the HRV parameters, such as standard deviation of the NN interval(SDNN), high frequency(HF), low frequency(LF), LF/HF ratio. The result showed that the average correlation coefficient and amplitude are 0.967 and 0.685 mVpp at the position 2. The coeffiecient correlation between the standard HRV and proposed electrode-HRV is 0.999

Fabrication and Characteristics Analysis of an Ultrasonic Motor for the Camera Module of Mobile Phone (휴대폰 카멜라모듈용 초음파모터의 제작 및 특성분석)

  • Yun, Yong-Jin;Kwon, Oh-Deok;Kang, Sung-Hwa;Lim, Ki-Joe
    • Proceedings of the KIEE Conference
    • /
    • 2005.07c
    • /
    • pp.1853-1855
    • /
    • 2005
  • 본 논문에서는 카메라폰용 광학줌(Optical zooming)과 자동초점조절장치(Auto Focusing, AF)에 쓰일 초음파모터를 제작하였다. 초음파모터의 제작 및 시뮬레이션은 유한요소해석 프로그램인 ATILA 5.2.1(Magsoft)를 사용하여 디자인설계에 따른 구동특성을 고찰하였고 세자된 초음파모터는 한쪽 면이 없는 사자형의 탄성체를 제작하였으며 탄성체의 양쪽 다리에 각각 압전체를 부착하였다. 또한 압전세라믹의 조성은 $0.9Pb(Zr_{0.51}Ti_{0.49})O_3$-$0.1Pb(Mn_{1/3}Nb_{1/3}Sb_{1/3})O_3$의 조성으로 설계하였고 시편의 제조는 7-layer로 적층하였다. 제작된 압전세라믹의 치수는 $6*2*0.35mm^3$ (길이*폭*두께)로 제작하였다. 또한 탄성체의 외형치수는 $10*10*2mm^3$ 제작하였으며 두께를 각각 0.3[mm], 0.5[mm], 0.8[mm]으로 변화시키며 제작하였다. 두께가 0.8[mm]인 경우 공진주파수 60.5[kHz]를 나타내었으며 초음파모터의 압전세라믹에 인가전압이 증가함에 따라 회전속도와 모터에 흐르는 전류는 증가하였다. 인가전압이 40[Vpp], 공진주파수는 60.5[kHz]일때 무게추를 달고 그때의 토크 및 효율을 측정하였다. 회전 속도는 토크가 증가함에 따라 거의 선형적으로 감소하였으며 효율은 토크에 따라 증가하다가 토크가 약 20(mNmm)일 때 약 28[%]로 최대치를 나타내었다.

  • PDF

The Electro-Mechanical Properties of Disk-Type Stator for Ultrasonic Motor (초음파 모터용 디스크형 고정자의 전기기계적 특성)

  • Lee, J.S.;Kim, B.W.;Lee, S.H.;Shin, S.I.;Nam, K.D.;Oh, H.K.;Jang, Y.J.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.06a
    • /
    • pp.339-340
    • /
    • 2006
  • In this paper, disk-type ultrasonic motor using radial and bending vibration modes is newly designed and fabricated to measure its characteristics. As the diameter of elastic body increases, the resonant frequency decreases and its resonant frequency is about 92kHz when the physical dimensions of piezoelectric ceramic and elastic body are 28mm of diameter and 2mm of thickness, and 32mm of diameter and 2mm of thickness, respectively. When the applied voltage is 20Vpp. its speed and torque are 200rpm and 1N, respectively.

  • PDF

Fabrication and Characterization of a Flexible PVDF Fiber-based Polymer Composite for High-performance Energy Harvesting Devices

  • Nguyen, Duc-Nam;Moon, Wonkyu
    • Journal of Sensor Science and Technology
    • /
    • v.28 no.4
    • /
    • pp.205-215
    • /
    • 2019
  • A flexible polyvinylidene fluoride (PVDF)/polydimethylsiloxane (PDMS) composite prototype with high piezoelectricity and force sensitivity was constructed, and its huge potential for applications such as biomechanical energy harvesting, self-powered health monitoring system, and pressure sensors was proved. The crystallization, piezoelectric, and electrical properties of the composites were characterized using an X-ray diffraction (XRD) experiment and customized experimental setups. The composite can sustain up to 100% strain, which is a huge improvement over monolithic PVDF fibers and other PVDF-based composites in the literature. The Young's modulus is 1.64 MPa, which is closely matched with the flexibility of the human skin, and shows the possibility for integrating PVDF/PDMS composites into wearable devices and implantable medical devices. The $300{\mu}m$ thick composite has a 14% volume fraction of PVDF fibers and produces high piezoelectricity with piezoelectric charge constants $d_{31}=19pC/N$ and $d_{33}=34pC/N$, and piezoelectric voltage constants $g_{31}=33.9mV/N$ and $g_{33}=61.2mV/N$. Under a 10 Hz actuation, the output voltage was measured at 190 mVpp, which is the largest output signal generated from a PVDF fiber-based prototype.

Time-Series Estimation based AI Algorithm for Energy Management in a Virtual Power Plant System

  • Yeonwoo LEE
    • Korean Journal of Artificial Intelligence
    • /
    • v.12 no.1
    • /
    • pp.17-24
    • /
    • 2024
  • This paper introduces a novel approach to time-series estimation for energy load forecasting within Virtual Power Plant (VPP) systems, leveraging advanced artificial intelligence (AI) algorithms, namely Long Short-Term Memory (LSTM) and Seasonal Autoregressive Integrated Moving Average (SARIMA). Virtual power plants, which integrate diverse microgrids managed by Energy Management Systems (EMS), require precise forecasting techniques to balance energy supply and demand efficiently. The paper introduces a hybrid-method forecasting model combining a parametric-based statistical technique and an AI algorithm. The LSTM algorithm is particularly employed to discern pattern correlations over fixed intervals, crucial for predicting accurate future energy loads. SARIMA is applied to generate time-series forecasts, accounting for non-stationary and seasonal variations. The forecasting model incorporates a broad spectrum of distributed energy resources, including renewable energy sources and conventional power plants. Data spanning a decade, sourced from the Korea Power Exchange (KPX) Electrical Power Statistical Information System (EPSIS), were utilized to validate the model. The proposed hybrid LSTM-SARIMA model with parameter sets (1, 1, 1, 12) and (2, 1, 1, 12) demonstrated a high fidelity to the actual observed data. Thus, it is concluded that the optimized system notably surpasses traditional forecasting methods, indicating that this model offers a viable solution for EMS to enhance short-term load forecasting.

Low power 3rd order single loop 16bit 96kHz Sigma-delta ADC for mobile audio applications. (모바일 오디오용 저 전압 3 차 단일루프 16bit 96kHz 시그마 델타 ADC)

  • Kim, Hyung-Rae;Park, Sang-Hune;Jang, Young-Chan;Jung, Sun-Y;Kim, Ted;Park, Hong-June
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.777-780
    • /
    • 2005
  • 모바일 오디오 적용을 위한 저전력 ${\Sigma}{\Delta}$ Modulator 에 대한 설계와 layout 을 보였다. 전체 구조는 3 차 단일 피드백 루프이며, 해상도는 16bit 을 갖는다. 샘플링 주파수에 따른 Over-sampling Ratio 는 128(46kHz) 또는 64(96kHz) 가 되도록 하였다. 차동 구조를 사용한 3 차 ${\Sigma}{\Delta}$ modulator 내의 적분기에 사용된 Op-Amp 는 DC-Gain 을 높이기 위해서 Gain-boosting 기법이 적용되었다. ${\Sigma}{\Delta}$ modulator 의 기준 전압은 전류 모드 Band-Gap Reference 회로에서 공급이 되며, PVT(Process, Voltage, Temperature) 변화에 따른 기준 전압의 편차를 보정하기 위하여, binary 3bit 으로 선택하도록 하였다. DAC 에서 사용되는 단위 커패시터의 mismatch 에 의한 성능 감소를 막기 위해, DAC 신호의 경로를 임의적으로 바꿔주는 scrambler 회로를 이용하였다. 4bit Quantizer 내부의 비교기 회로는 고해상도를 갖도록 설계하였고, 16bit thermometer code 에서 4bit binary code 변환시 발생하는 에러를 줄이기 위해 thermometer-to-gray, gray-to-binary 인코딩 방법을 적용하였다. 0.18um CMOS standard logic 공정 내 thick oxide transistor(3.3V supply) 공정을 이용하였다. 입력 전압 범위는 2.2Vp-p,diff. 이며, Typical process, 3.3V supply, 50' C 시뮬레이션 조건에서 2Vpp,diff. 20kHz sine wave 를 입력으로 할 때 SNR 110dB, THD 는 -95dB 이상의 성능을 보였고, 전류 소모는 6.67mA 이다. 또한 전체 layout 크기는 가로 1100um, 세로 840um 이다.

  • PDF

Particle Loss Reduction Technique Using Dielectrophoresis in Microfluidic Channel (유전영동을 이용한 미세유체채널 내부의 입자 손실 저감 기술)

  • Kang, Dong-Hyun;Kim, Min-Gu;Kim, Yong-Jun
    • Journal of Sensor Science and Technology
    • /
    • v.20 no.5
    • /
    • pp.357-362
    • /
    • 2011
  • This paper demonstrates a novel electrodynamic technique to remove particles from the wall of microchannels. Dielectrohporesis(DEP) is generated by applying alternating electric potentials to the interdigitated electrodes integrated at the bottom of the micro-channel. The proposed technique is applied to a general microfluidic channel as a feasibility test. To examine the wall loss reduction efficiency, 10 ${\mu}m$ diameter Polystyrene latexes(PSL) were supplied to the inlet of the device. Then, the concentration of collected particles through devices was measured. In the experiment for 10 ${\mu}m$ diameter PSL particles, the concentration of the injected particles was $174.25{\times}10^4$ particles/ml. However, the concentration of collected particles at the outlet was $52.25{\times}10^4$ particles/ml. Only 30 % of particles had arrived at the outlet and 70 % of particles had adhered to the wall of the microfluidic channel. By applying alternating electric potentials from 0 to 20 $V_{pp}$ at 3 MHz, the concentration of injected particles was 135.00${\times}10^4$ particles/ml, the concentration of collected particles was increased as $105.25{\times}10^4$ particles/ml at 20 $V_{pp}$ at the outlet. When the electric potential was 20 $V_{pp}$, the particle loss was decreased by 39 % (initial loss: 70 %, loss at 20 Vpp: 31 %) with 10 ${\mu}m$ particle. The particle loss was decreased along to the incensement of electric potentials and the enlargement of the diameter of particles. According to these measured results, it was confirmed that the proposal of using DEP technique could be a good candidate for particle loss reduction in micro-particle processing chip application. Moreover, it is expected that the proposed technique could enhance performance of microfluidic and biochip devices.

A 1.8 V 40-MS/sec 10-bit 0.18-㎛ CMOS Pipelined ADC using a Bootstrapped Switch with Constant Resistance

  • Eo, Ji-Hun;Kim, Sang-Hun;Kim, Mun-Gyu;Jang, Young-Chan
    • Journal of information and communication convergence engineering
    • /
    • v.10 no.1
    • /
    • pp.85-90
    • /
    • 2012
  • A 40-MS/sec 10-bit pipelined analog to digital converter (ADC) with a 1.2 Vpp differential input signal is proposed. The implemented pipelined ADC consists of eight stages of 1.5 bit/stage, one stage of 2 bit/stage, a digital error correction block, band-gap reference circuit & reference driver, and clock generator. The 1.5 bit/stage consists of a sub-ADC, digital to analog (DAC), and gain stage, and the 2.0 bit/stage consists of only a 2-bit sub-ADC. A bootstrapped switch with a constant resistance is proposed to improve the linearity of the input switch. It reduces the maximum VGS variation of the conventional bootstrapped switch by 67%. The proposed bootstrapped switch is used in the first 1.5 bit/stage instead of a sample-hold amplifier (SHA). This results in the reduction of the hardware and power consumption. It also increases the input bandwidth and dynamic performance. A reference voltage for the ADC is driven by using an on-chip reference driver without an external reference. A digital error correction with a redundancy is also used to compensate for analog noise such as an input offset voltage of a comparator and a gain error of a gain stage. The proposed pipelined ADC is implemented by using a 0.18-${\mu}m$ 1- poly 5-metal CMOS process with a 1.8 V supply. The total area including a power decoupling capacitor and the power consumption are 0.95 $mm^2$ and 51.5 mW, respectively. The signal-to-noise and distortion ratio (SNDR) is 56.15 dB at the Nyquist frequency, resulting in an effective number of bits (ENOB) of 9.03 bits.

Characteristics of Disk-type Linear Ultrasonic Motor for Application to x-y Stage

  • Lim Kee-Joe;Park Seong-Bee;Yun Yong-Jin;Lee Kee-Young;Kang Seong-Hwa;Lee Jong-Sub;Jeong Su-Hyun
    • Journal of Electrical Engineering and Technology
    • /
    • v.1 no.1
    • /
    • pp.101-105
    • /
    • 2006
  • In this paper, a disk-type ultrasonic motor using a combination of radial and bending vibration modes is newly designed and fabricated. The characteristics of the test motor are also measured. By means of traveling elastic wave induced at the surface of circumference of the elastic disk, a steel bar in contact with the surface of circumference of the elastic disk bonded onto the piezoelectric ceramic disks is driven in both directions by changing the sine and cosine voltage inputs. The stator of the motor is composed of two sheets of piezoelectric ceramic disks to bond onto both surfaces of an elastic disk, respectively. As a result, the diameter of the elastic body is increased and the resonant frequency is decreased. The resonant frequency of the stator is about 92 kHz, which is composed with piezoelectric ceramic disks of 28 mm in diameter and 2 mm in thickness, and an elastic body of 32 mm in diameter and 2 mm in thickness. A driving voltage of 20 VPP Produces 200 rpm with a torque of 1Nm and an efficiency of about 10%.

Design of a 6bit 250MS/s CMOS A/D Converter using Input Voltage Range Detector (입력전압범위 감지회로를 이용한 6비트 250MS/s CMOS A/D 변환기 설계)

  • Kim, Won;Seon, Jong-Kug;Jung, Hak-Jin;Piao, Li-Min;Yoon, Kwang-Sub
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.5
    • /
    • pp.16-23
    • /
    • 2010
  • This paper presents 6bit 250MS/s flash A/D converter which can be applied to wireless communication system. To solve the problem of large power consumption in flash A/D converter, control algorithm by input signal level is used in comparator stage. Also, input voltage range detector circuit is used in reference resistor array to minimize the dynamic power consumption in the comparator. Compared with the conventional A/D converter, the proposed A/D converter shows 4.3% increase of power consumption in analog and a seventh power consumption in digital, which leads to a half of power consumption in total. The A/D converter is implemented in a $0.18{\mu}m$ CMOS 1-poly 6-metal technology. The measured results show 106mW power dissipation with 1.8V supply voltage. It shows 4.1bit ENOB at sampling frequency 250MHz and 30.27MHz input frequency.