• Title/Summary/Keyword: Thin film silicon

Search Result 1,234, Processing Time 0.03 seconds

Properties of Spin-On-Glass Siloxane Thin Films Fluorine-doped by CF$_4$ Plasma (CF$_4$ 플라즈마 처리로 불소를 첨가한 실록산 Spin-On-Glass 박막의 특성)

  • 김현중;김기호
    • Journal of Surface Science and Engineering
    • /
    • v.34 no.3
    • /
    • pp.258-263
    • /
    • 2001
  • Siloxane thin films were fabricated on a silicon wafer by spin-coating using a siloxane solution made by the sol-gel process. Fluorine was doped using$ CF_4$ plasma treatment. The film was then annealed in-situ state in the nitrogen atmosphere. In order to examine the influence of annealing and fluorine doping on the siloxane thin film, thermogravimetric-differential thermal analysis (TG-DTA), Fourier transform-infrared spectroscopy (FT-IR) and X-ray photoelectron spectroscopy (XPS) were used and the dielectric constant was determined by the high-frequency capacitance-voltage method. Stable siloxane films could be obtained by in-situ annealing in a nitrogen atmosphere after $CF_4$ plasma treatment, and the dielectric value of the film was $\varepsilon$ 2.5.

  • PDF

Fabrication of Charge-pump Active-matrix OLED Display Panel with 64 ${\times}$ 64 Pixels

  • Na, Se-Hwan;Shim, Jae-Hoon;Kwak, Mi-Young;Seo, Jong-Wook
    • Journal of Information Display
    • /
    • v.7 no.1
    • /
    • pp.35-40
    • /
    • 2006
  • Organic light-emitting diode (OLED) display panel using the charge-pump (CP) pixel addressing scheme was fabricated, and the results show that it is applicable for information display. A CP-OLED panel with 64 ${\times}$ 64 pixels consisting of thin-film capacitors and amorphous silicon Schottky diodes was fabricated using conventional thin-film processes. The pixel drive circuit passes electrical current into the OLED cell during most of the frame period as in the thin-film transistor (TFT)-based active-matrix (AM) OLED displays. In this study, the panel was operated at a voltage level of below 4 V, and this operation voltage can be reduced by eliminating the overlap capacitance between the column bus line and the common electrode.

Fabrication of Solution Processed Thin Film Transistor Using Zinc Oxide Nanoparticles

  • Lee, Sul;Jeong, Sun-Ho;Kim, Dong-Jo;Park, Bong-Kyun;Moon, Joo-Ho
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.703-706
    • /
    • 2006
  • Zinc oxide nanocrystals are attractive candidates for a solution-processable semiconductor for high performance thin film field effect transistors. We have studied ZnO thin film transistor fabricated by solution process and have improved $V_{th}$ by controlling the ZnO ink additives. Synthesized ZnO nanoparticles of 30nm were dispersed in solvent to make the ZnO ink. ZnO ink was spin coated on silicon wafer and after heat treatment electrodes were patterned.

  • PDF

Electrical stabilities of half-Corbino thin-film transistors with different gate geometries

  • Jung, Hyun-Seung;Choi, Keun-Yeong;Lee, Ho-Jin
    • Journal of Information Display
    • /
    • v.13 no.1
    • /
    • pp.51-54
    • /
    • 2012
  • In this study, the bias-temperature stress and current-temperature stress induced by the electrical stabilities of half-Corbino hydrogenated-amorphous-silicon (a-Si:H) thin-film transistors (TFTs) with different gate electrode geometries fabricated on the same substrate were examined. The influence of the gate pattern on the threshold voltage shift of the half-Corbino a-Si:H TFTs is discussed in this paper. The results indicate that the half-Corbino a-Si:H TFT with a patterned gate electrode has enhanced power efficiency and improved aperture ratio when compared with the half-Corbino a-Si:H TFT with an unpatterned gate electrode and the same source/drain electrode geometry.

A novel self-aligned offset gated polysilicon thin film transistor without an additional offset mask (오프셋 마스크를 이용하지 않는 새로운 자기 정합 폴리 실리콘 박막 트랜지스터)

  • 민병혁;박철민;한민구
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.32A no.5
    • /
    • pp.54-59
    • /
    • 1995
  • We have proposed a novel self-aligned offset gated polysilicon TFTs device without an offset mask in order to reduce a leakage current and suppress a kink effect. The photolithographic process steps of the new TFTs device are identical to those of conventional non-offset structure TFTs and an additional mask to fabricate an offset structure is not required in our device due to the self-aligned process. The new device has demonstrated a lower leakage current and a better ON/OFF current ratio compared with the conventional non-offset device. The new TFT device also exhibits a considerable reduction of the kink effect because a very thin film TFT devices may be easily fabricated due to the elimination of contact over-etch problem.

  • PDF

Temperature Dependence of SiInZnO Thin Film Transistor Fabricated by Solution Process

  • Lee, Sang Yeol;Kang, Taehyun;Han, Sang Min;Lee, Young Seon;Choi, Jun Young
    • Transactions on Electrical and Electronic Materials
    • /
    • v.16 no.1
    • /
    • pp.46-48
    • /
    • 2015
  • Thin film transistor (TFT) with silicon indium zinc oxide (SIZO) was fabricated by solution process, and the effect of annealling temperature on the electrical performance has been explored. The performance of SIZO TFT exhibited saturation mobility of $1.37cm^2$/Vs, a threshold voltage of -7.2 V, and an on-off ratio of $1.1{\times}10^5$.

Effect of Ag Formation Mechanism on the Change of Optical Properties of SiInZnO/Ag/SiInZnO Multilayer Thin Films (SiInZnO/Ag/SiInZnO 다층박막의 Ag 형성 메카니즘에 따른 광학적 특성 변화)

  • Lee, Young Seon;Lee, Sang Yeol
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.26 no.5
    • /
    • pp.347-350
    • /
    • 2013
  • By inserting a very thin metal layer of Ag between two outer oxide layers of amorphous silicon indium zinc oxide (SIZO), we fabricated a highly transparent SIZO/Ag/SIZO multilayer on a glass substrate. In order to find the optimized thickness of Ag layers, we investigated the variation of optical properties depending on Ag thickness. It was found that the transition of Ag layer from island formation to a continuous film occurred at a critical thickness. Continuity of the Ag film is very important for optical properties in SIZO/Ag/SIZO multilayer. With about 15 nm thick Ag layer, the multilayer showed a high optical transmittance of 80% at 550 nm and low emissivity in IR.

Investigation on the Stability Enhancement of Oxide Thin Film Transistor (산화물반도체 트랜지스터 안정성 향상 연구)

  • Lee, Sang Yeol
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.26 no.5
    • /
    • pp.351-354
    • /
    • 2013
  • Thin-film transistors(TFTs) with silicon-zinc-tin-oxide(SiZnSnO, SZTO) channel layer are fabricated by rf sputtering method. Electrical properties were changed by different annealing treatment of dry annealing and wet annealing. This procedure improves electrical property especially, stability of oxide TFT. Improved electrical properties are ascribed to desorption of the negatively charged oxygen species from the surfaces by annealing treatment. The threshold voltage ($V_{th}$) shifted toward positive as increasing Si contents in SZTO system. Because the Si has a lower standard electrode potential (SEP) than that that of Sn, Zn, resulting in the degeneration of the oxygen vacancy ($V_O$). As a result, the Si acts as carrier suppressor and oxygen binder in the SZTO as well as a $V_{th}$ controller, resulting in the enhancement of stability of TFTs.

Electrical characteristics of polysilicon thin film transistors with PNP gate (PNP 게이트를 가지는 폴리 실리콘 박막 트랜지스터의 전기적 특성)

  • 민병혁;박철민;한민구
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.3
    • /
    • pp.96-106
    • /
    • 1996
  • One of the major problems for poly-Si TFTs is the large off state leakage current. LDD (lightly doped drain) and offset gated structures have been employed in order to reduce the leakage current. However, these structures also redcue the oN current significantly due to the extra series resistance caussed by the LDD or offset region. It is desirable to have a device which would have the properties of the offset gated structure in the OFF state, while behaving like a fully gated device in the oN state. Therefore, we propose a new thin film transistor with pnp junction gate which reduce the leakage curretn during the OFF state without sacrificing the ON current during the ON state.

  • PDF

Solution-Processed Zinc-Tin Oxide Thin-Film Transistors for Integrated Circuits

  • Kim, Kwang-Ho;Park, Sung-Kyu;Kim, Yong-Hoon;Kim, Hyun-Soo;Oh, Min-Suk;Han, Jeong-In
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.534-536
    • /
    • 2009
  • We have fabricated solution-processed zinc-tin oxide thin film transistors (TFTs) and simple circuits on glass substrates. We report a solutionprocessed zinc-tin oxide TFTs on silicon wafer with mobility greater than 9 $cm^2/V{\cdot}s$ (W/L = 100/5 ${\mu}m$) and threshold voltage variation of less than 1 V after bias-stressing. Also, we fabricated solution-processed zinc-tin oxide circuits including inverters and 7-stage ring oscillators fabricated on glass substrates using the developed zinc-tin oxide TFTs.

  • PDF