• Electrical & Electronic Materials
• /
• v.16 no.9
• /
• pp.63.1-63
• /
• 2003

Catalytic chemical vapor deposition (Cat-CVD) has been developed to deposit alumina(Al$_2$O$_3$) thin films on silicon (Si) crystal using N$_2$ bubbled tir-methyl aluminium [Al(CH$_3$)$_3$, TMA] and molecular oxygen (O$_2$) as source species and tungsten wires as a catalyzer. The catalyzer dissociated TMA at approximately 600$^{\circ}C$ The maximum deposition rate was 18 nm/min at a catalyzer temperature of 1000 and substrate temperature of 800$^{\circ}C$. Metal oxide semiconductor (MOS) diodes were fabricated using gates composed of 32.5-nm-thick alumina film deposited as a substrate temperature of 400oC. The capacitance measurements resulted in a relatively dielectric constant of 7, 4, fixed charge density of 1.74*10e12/$\textrm{cm}^2$, small hysteresis voltage of 0.12V, and very few interface trapping charge. The leakage current was 5.01*10e-7 A/$\textrm{cm}^2$ at a gate bias of 1V.

• Journal of electromagnetic engineering and science
• /
• v.8 no.3
• /
• pp.129-133
• /
• 2008

An integrated passive device(IPD) technology by semi-insulating(SI)-GaAs-based fabrication has been developed to meet the ever increasing needs of size and cost reduction in wireless applications. This technology includes reliable NiCr thin film resistor, thick plated Cu/Au metal process to reduce resistive loss, high breakdown voltage metal-insulator-metal(MIM) capacitor due to a thinner dielectric thickness, lowest parasitic effect by multi air-bridged metal layers, air-bridges for inductor underpass and capacitor pick-up, and low chip cost by only 6 process layers. This paper presents the Wilkinson power divider with excellent performance for digital cellular system(DCS). The insertion loss of this power divider is - 0.43 dB and the port isolation greater than - 22 dB over the entire band. Return loss in input and output ports are - 23.4 dB and - 25.4 dB, respectively. The Wilkinson power divider based on SI-GaAs substrates is designed within die size of $1.42\;mm^2$.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2005.06a
• /
• pp.1277-1280
• /
• 2005

A high-aspect-ratio and high-resolution stainless steel shadow mask for organic thin-film transistors (OTFTs) circuit has been fabricated by a new method which combines photochemical machining, micro-electrical discharge machining (micro-EDM), and electrochemical etching (ECE). First, connection lines and source-drain holes are roughly machined by photochemical etching, and then the part of source and drain holes is finished by the combination of micro-EDM and ECE processes. Using this method a $100\;\mu{m}$ thick stainless steel (AISI 304) shadow mask for inverter can be fabricated with the channel length of $30\;\mu{m}\;and\;10\;\mu{m}\;respectively.\;The\;width\;of\;connection line\;is\;150\;\mu{m}$. The aspect ratio of the wall is about 5 and 15, respectively. Metal lines and source-drain electrodes of OTFTs were successfully deposited through the fabricated shadow mask.

• Korean Journal of Materials Research
• /
• v.14 no.7
• /
• pp.477-481
• /
• 2004

High quality polycrystalline silicon is very critical part of the high quality thin film transistor(TFT) for display devices. Metal induced lateral crystallization(MILC) is one of the most successful technologies to crystallize the amorphous silicon at low temperature(below $550^{\circ}C$) and uses conventional and large glass substrate. In this study, we observed that the MILC behavior changed with abrupt variation of the amorphous silicon active pattern width. We explained these phenomena with the novel MILC mechanism model. The 10 nm thick Ni layers were deposited on the glass substrate having various amorphous silicon patterns. Then, we annealed the sample at $550^{\circ}C$ with rapid thermal annealing(RTA) apparatus and measured the crystallized length by optical microscope. When MILC progress from narrow-width-area(the width was $w_2$) to wide-width-area(the width was $w_1$), the MILC rate decreased dramatically and was not changed for several hours(incubation time). Also the incubation time increased as the ratio, $w_1/w_2$, get larger. We can explain these phenomena with the tensile stress that was caused by volume shrinkage due to the phase transformation from amorphous silicon to crystalline silicon.

• Journal of the Korean Ceramic Society
• /
• v.33 no.4
• /
• pp.385-390
• /
• 1996

The electrical resistivity of the ceramic glaze coated on ceramic substrate plays an important role on the characteristics of the thick and thin film electrical circuits. In this study the effects of the various modifiers on the electrical resistivity were examined in SiO2-Al2O3-B2O3-RO-Na2O (RO=CaO , SrO, BaO, PbO) glass system. In alkali free glasses where divalent cations are responsible for electrical conduction the electrical conductivity of th glasses increased with the ionic size of divalent cations due to the decrease in the bond strength between oxyben and divalent cation. In Na2O containing glasses however where Na+ ion is responsible for electrical conduction the ionic conductivity decreased with the ionic size of divalent cations because the blocking effect of the cations on Na+ ion movement increased with larger divalent cations. Na+ ionic conduction also depended on the glass structure relaxation due to the corrdination number changes of B2O3 and Al2O3 which varied with the NaO2 content in the glass.

• Journal of Korea Foundry Society
• /
• v.27 no.2
• /
• pp.88-94
• /
• 2007

General criteria for the risering design of steel castings and commercial codes for the flow and solidification analysis were used to design the optimized risering in V-process. Three type of specimens were chosen including thin plates and a thick disc. Sided riser installed in the front of a plate casting was effective to prevent the shrinkage defects and to increase the casting yield ratio. Exothennic sleeve and chill were also effective. It was possible to apply the general criteria for the risering design of steel castings to V-process. Temperature of a mold surface was expected to rise over $1,000^{\circ}C$ in the temperature calculation considering radiation effect of molten metal in the mold. Since weakening temperature of the vinyl used in V-process is about $70^{\circ}C$, it should be emphasized that a proper coating of the vinyl film is necessary to prevent the possibility of burning out of the vinyl by the molten metal.

• Transactions on Electrical and Electronic Materials
• /
• v.14 no.5
• /
• pp.242-245
• /
• 2013

Sn-doped $In_2O_3$ (ITO) thin films were prepared by radio frequency magnetron sputtering without intentional substrate heating on bare glass and $TiO_2$-deposited glass substrates to investigate the effect of a $TiO_2$ buffer layer on the electrical and optical properties of ITO films. The thicknesses of $TiO_2$ and ITO films were kept constant at 5 and 100 nm, respectively. As-deposited ITO single layer films show an optical transmittance of 75.9%, while $ITO/TiO_2$ bi-layered films show a lower transmittance of 76.1%. However, as-deposited $ITO/TiO_2$ films show a lower resistivity ($9.87{\times}10^{-4}{\Omega}cm$) than that of ITO single layer films. In addition, the work function of the ITO film is affected by the $TiO_2$ buffer layer, with the $ITO/TiO_2$ films having a higher work-function (5.0 eV) than that of the ITO single layer films. The experimental results indicate that a 5-nm-thick $TiO_2$ buffer layer on the $ITO/TiO_2$ films results in better performance than conventional ITO single layer films.

• Journal of Information Display
• /
• v.10 no.3
• /
• pp.117-120
• /
• 2009

A new crystallization method for amorphous silicon, called selective area heating (SAH), was proposed. The purpose of SAH is to improve the reliability of amorphous silicon films with extremely low thermal budgets to the glass substrate. The crystallization time shortened from that of the conventional solid-phase crystallization method. An isolated thin heater for SAH was fabricated on a quartz substrate with a Pt layer. To investigate the crystalline properties, Raman scattering spectra were used. The crystalline transverse optic phonon peak was at about 519 $cm^{-1}$, which shows that the films were crystallized. The effect of the crystallization time on the varying thickness of the $SiO_2$ films was investigated. The crystallization area in the 400nm-thick $SiO_2$ film was larger than those of the $SiO_2$ films with other thicknesses after SAH at 16 W for 2 min. The results show that a $SiO_2$ capping layer acts as storage layer for thermal energy. SAH is thus suggested as a new crystallization method for large-area electronic device applications.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.11a
• /
• pp.252-252
• /
• 2008

The microhotplates consisting of a Pt-ased heating element on AlN/poly 3C-SiC layers were fabricated. The microhotplate has a $600{\mu}m{\times}600{\mu}m$ square shaped membrane which made of $1{\mu}m$ thick ploycrystalline 3C-SiC suspended by four legs. 3C-SiC is known for excellent chemical durability, mechanical strength and sustaining of high temperature. The membrane is fabricated by surface micromachining using oxidized Si sacrificial layer. The Pt thin film is used for heating material and resist temperature sensor. The fabrication methodology allows intergration of an array of heating material and resist temperature detector. For reasons of a short response time and a high sensitivity a uniform temperature profile is desired. The dissipation of microhotplate was examined by a IR thermoviewer and the power consumption was measured. Measured and simulated results are compared and analyzed. Thermal characterization of the microhotplates shows that significant reduction in power consumption was achieved using suspended structure.

• Journal of the Korean Ceramic Society
• /
• v.35 no.5
• /
• pp.472-478
• /
• 1998

Ferroelectric SrBi2Ta2O9(SBT) films were deposited on Pt/Ti/SiO2/Si substrates at 50$0^{\circ}C$ using a sintered SBT target Bi and Ta targets by modified rf magnetron sputtering and then were annealed at 80$0^{\circ}C$ for 10min in oxygen ambinet(760 torr) The composition of the SBT films could be easily controlled using the mul-ti-targets. The film composition of {{{{ {Sr }_{0.8 } {Bi }_{2.9 } {Ta}_{2.0 } {O }_{9 } }} was obtained with SBTd sputtering power of 100 W Bi of 25W and Ta of 10 W. A 250nm thick SBT films exhibited a dense and uniform microstructure and showed the remanent polarization(Pr) of 14.4 $\mu$C/cm2 and the coercive field({{{{ {E }_{c } }})of 60 kV/cm at applied voltage of 5 V. The SBT films show practically no polarization fatigue up to {{{{ {10 }_{10 } }} cycles under 5V bipolar pulse. The retention characteristics of the SBT films looked very promising and the leakage current density of the SBT films was about 1.23$\times${{{{ {10 }^{-7 } }}A/c{{{{ {m }^{2 } }} at 120kV/cm.