• Title/Summary/Keyword: The number of fault

검색결과 616건 처리시간 0.025초

Differential Fault Analysis for Round-Reduced AES by Fault Injection

  • Park, Jea-Hoon;Moon, Sang-Jae;Choi, Doo-Ho;Kang, You-Sung;Ha, Jae-Cheol
    • ETRI Journal
    • /
    • 제33권3호
    • /
    • pp.434-442
    • /
    • 2011
  • This paper presents a practical differential fault analysis method for the faulty Advanced Encryption Standard (AES) with a reduced round by means of a semi-invasive fault injection. To verify our proposal, we implement the AES software on the ATmega128 microcontroller as recommended in the standard document FIPS 197. We reduce the number of rounds using a laser beam injection in the experiment. To deduce the initial round key, we perform an exhaustive search for possible key bytes associated with faulty ciphertexts. Based on the simulation result, our proposal extracts the AES 128-bit secret key in less than 10 hours with 10 pairs of plaintext and faulty ciphertext.

정성적, 정량적 기법의 혼합 전략을 통한 화학공정의 이상진단에 관한 연구 (A study on fault diagnosis for chemical processes using hybrid approach of quantitative and qualitative method)

  • 오영석;윤종한;윤인섭
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1996년도 한국자동제어학술회의논문집(국내학술편); 포항공과대학교, 포항; 24-26 Oct. 1996
    • /
    • pp.714-717
    • /
    • 1996
  • This paper presents a fault detection and diagnosis methodologies based on weighted symptom model and pattern matching between the coming fault propagation trend and the simulated one. At the first step, backward chaining is used to find the possible cause candidates for the faults. The weighted symptom model(WSM) is used to generate those candidates. The weight is determined from dynamic simulation. Using WSMs, the methodology can generate the cause candidates and rank them according to the probability. Secondly, the fault propagation trends identified from the partial or complete sequence of measurements are compared to the standard fault propagation trends stored a priori. A pattern matching algorithm based on a number of triangular episodes is used to effectively match those trends. The standard trends have been generated using dynamic simulation and stored a priori. The proposed methodology has been illustrated using two case studies and showed satisfactory diagnostic resolution.

  • PDF

불완전 디버깅을 고려한 개발 소프트웨어의 최적 인도 시기 결정 방법에 관한 연구 (A Study on the Optimum Release Time Determination of Developing Software Considering Imperfect Debugging)

  • 최규식
    • 대한전기학회논문지:시스템및제어부문D
    • /
    • 제54권6호
    • /
    • pp.396-402
    • /
    • 2005
  • The software reliability growth model(SRGM) has been developed in order to evaluate such measures as remaining fault number, fault rate, and reliability for the developing stage software. Most of the study literatures assumed that this detecting efficiency was perfect. However the actual fault detecting is generally imperfect, and widely known to many persons. It is not easy to develop and remove the fault existing in the software because the fault finding is difficult, and the exact solving method also not easy, and new fault may be introduced depending on the tester's capability. There, the fault removing efficiency influences the software reliability growth or developing cost of software. It is a very useful measure throughout the developing stage, much helpful for the developer to evaluate the debugging efficiency, and evaluate additional workload. Hence, the study for the imperfect debugging is important in point of software reliability and cost. This paper proposes that the fault debugging is imperfect and new fault may be introduced for the developing software during the developing stage.

독립형 DC마이크로그리드 내 BESS용 4 LEG DC/DC 컨버터의 고장허용 및 고효율 제어에 관한 연구 (A Study on the Fault Tolerance and High Efficiency Control of 4 Leg DC/DC Converter for Battery Energy Storage System in Standalone DC Micro-grid)

  • 최정식;오승열;차대석;정동화
    • 전기학회논문지
    • /
    • 제67권9호
    • /
    • pp.1239-1248
    • /
    • 2018
  • This paper proposes a fault tolerant and high efficiency operation algorithm for a 4 LEG DC/DC converter for a battery energy storage system(BESS) forming a main power source in a standalone DC micro grid. The BESS for the main power supply in the stand-alone DC micro-grid is required to operate at high speed according to fault tolerant control and load by operating at all times. Fault-tolerance control changes the short-circuit fault to an open-circuit fault by using a fuse in case of leg fault in 4 legs, and operates stably through phase shift control. In addition, considering the loss of the power semiconductor, the number of LEG operation is adjusted to operate at high efficiency in the full load region. In this paper, fault tolerant control and high efficiency operation algorithm of DC/DC converter for BESS in standalone DC micro grid is presented and it is proved through simulation and experiment.

사다리꼴퍼지수에 기초한 F.T.A. 모형에 관한 연구 (Fault Tree Analysis Model Based on Trapezoidal Fuzzy Number)

  • 신문식;조남호
    • 품질경영학회지
    • /
    • 제20권1호
    • /
    • pp.118-125
    • /
    • 1992
  • Studies upto date for estimating the reliability by means of one accarate value contain risks of many erroneous options. The objective of this paper is to presents a fault tree analueis model on the basis of the membership functions of trape Zoidal fuzzy number after imposing an interval of Confidence on the residual possibility theory. The results from the model Show that the value of Stability was reliable.

  • PDF

초대규모 집적 또는 웨이퍼 규모 집적을 이용한 셀룰러 병렬 처리기의 재구현 (Reconfiguration Problems in VLSI and WSI Cellular Arrays)

  • 한재일
    • 한국통신학회논문지
    • /
    • 제18권10호
    • /
    • pp.1553-1571
    • /
    • 1993
  • 전형적인 컬퓨터보다 훨씬 강력한 계산 능력을 얻기 위해 병렬 컴퓨터 구조에 대한 많은 연가 진행되어 왔다. 이러한 컴퓨터들은 통상 상호 연결 네트워크(Interconnection Network)로 연결된 많은 수의 처리기들로 구성된다. 그중 중요한 한 부류가 초대규모 집적(Very Large Scale Integration) 또는 웨이퍼규모 집적(Wafer Scale Integration)을 이용한 셀룰러 병렬 처리기로 하나의 칩이나 웨이퍼에 단지 이웃으로만 연결된 많은 수의 단순 조를 가지는 처리기로 구성된다. 이런 셀룰러 병렬 처리기틀에 반드시 수반되는 문제가 재구현(Reconfiguration)으로 세가지 유형을 정의할 수 있는데 본 논문에서는 이 세가지 재구현 문제, 즉 결함 허용 재구현(Fault-Tolerant Reconfiguration), 기능적 재구현(Functional Reconfiguration), 그리고 통합 재구현(Integrated Reconfiguration)에 대하여 논하였다. 본 논문은 결함 진단 및 검출(Fault Detection and Fault Location) 제어 방법, 구성(Configuration) 제어방법, 재구현의 수행 단계 등 결함 허용 재구현과 기능적 재구현시 필요한 여러 고려 사항을 분석 정리하고, 최근 제기된 결함 허용 재구현과 기능적 재구현의 일체화 문제 즉 통합 재구현 문제의 이해에 핵심적인 결할 허용 재구현과 기능적 재구현 사이의 관계를 밝혔으며, 통합 재 구현에 적합한 결할 진단 및 검출 제어 방법과 구성제어 방법에 대하여 논하였다.

  • PDF

Deep learning-based sensor fault detection using S-Long Short Term Memory Networks

  • Li, Lili;Liu, Gang;Zhang, Liangliang;Li, Qing
    • Structural Monitoring and Maintenance
    • /
    • 제5권1호
    • /
    • pp.51-65
    • /
    • 2018
  • A number of sensing techniques have been implemented for detecting defects in civil infrastructures instead of onsite human inspections in structural health monitoring. However, the issue of faults in sensors has not received much attention. This issue may lead to incorrect interpretation of data and false alarms. To overcome these challenges, this article presents a deep learning-based method with a new architecture of Stateful Long Short Term Memory Neural Networks (S-LSTM NN) for detecting sensor fault without going into details of the fault features. As LSTMs are capable of learning data features automatically, and the proposed method works without an accurate mathematical model. The detection of four types of sensor faults are studied in this paper. Non-stationary acceleration responses of a three-span continuous bridge when under operational conditions are studied. A deep network model is applied to the measured bridge data with estimation to detect the sensor fault. Another set of sensor output data is used to supervise the network parameters and backpropagation algorithm to fine tune the parameters to establish a deep self-coding network model. The response residuals between the true value and the predicted value of the deep S-LSTM network was statistically analyzed to determine the fault threshold of sensor. Experimental study with a cable-stayed bridge further indicated that the proposed method is robust in the detection of the sensor fault.

대규모 단층대를 통과하는 교량설계를 위한 물리탐사의 활용 (Application of Geophysical Results to Designing Bridge over Large Fault)

  • 정호준;김정호;박근필;최호식;김기석;김종수
    • 한국지반공학회:학술대회논문집
    • /
    • 한국지반공학회 2001년도 봄 학술발표회 논문집
    • /
    • pp.245-248
    • /
    • 2001
  • During the core drilling for the design of a railway bridge crossing over the inferred fault system along the river, fracture zone, extends vertically more than the bottom of borehole, filled with fault gouge was found. The safety of bridge could be threatened by the excessive subsidence or the reduced bearing capacity of bedrock, if a fault would be developed under or around the pier foundation. Thus, a close examination of the fault was required to rearrange pier locations away from the fault or to select a reinforcement method if necessary. Geophysical methods, seismic reflection method and electrical resistivity survey over the water covered area, were applied to delineate the weak zone associated with the fault system. The results of geophysical survey clearly showed a number of faults extending vertically more than 50m. Reinforcement was not desirable because of the high cost and the water contamination, etc. The pier locations were thus rearranged based on the results of geophysical surveys to avoid the undesirable situations, and additional core drillings on the rearranged pier locations were carried out. The bedrock conditions at the additional drilling sites turned out to be acceptable for the construction of piers.

  • PDF

리플전압을 이용한 병렬아크 사고 감지기 개발 (Development of Parallel Arc Fault Detector Using Ripple Voltage)

  • 최정규;곽동걸
    • 전력전자학회논문지
    • /
    • 제21권5호
    • /
    • pp.453-456
    • /
    • 2016
  • The major causes of electrical fire in low-voltage distribution lines are classified into short-circuit fault, overload fault, electric leakage, and electric contact failure. The special principal factor of the fire is electric arc or spark accompanied with such electric faults. This paper studies the development of an electric fire prevention system with detection and alarm of that in case of parallel arc fault occurrence in low-voltage distribution lines. The proposed system is designed on algorithm sensing the instantaneous voltage drop of line voltage at arc fault occurrence. The proposed detector has characteristics of high-speed operation responsibility and superior system reliability from composition using a large number of semiconductor devices. A new sensing control method that shows the detection of parallel arc fault is sensed to ripple voltage drop through a diode bridge full-wave rectifier at electrical accident occurrence. Some experimental tests of the proposed system also confirm the practicality and validity of the analytical results.

Fault Angle Dependent Resistance of YBCO Coated Conductor with Stainless Steel Stabilizer Layer

  • Du, Ho-Ik;Kim, Min-Ju;Doo, Seung-Gyu;Kim, Yong-Jin;Han, Byoung-Sung
    • Transactions on Electrical and Electronic Materials
    • /
    • 제10권2호
    • /
    • pp.66-69
    • /
    • 2009
  • To manufacture YBCO-coated conductors as superconducting fault current limiters, it is important to conduct researches on their durability. To test their durability, it is necessary to investigate their properties before and after the quench in more severe conditions than in general operating conditions. In this study, their voltage-current and resistance properties were measured before and after a fault current was repetitively applied to them. For the applied voltage, the voltage grades of the YBCO coated conductors were considered. The current amplitude was controlled using protective resistance on an experimental track, and the time and number of applications were fixed to produce the quench occurrence at the fault angles of $0^{\circ}$, $45^{\circ}$, and $90^{\circ}$. The operating conditions of the YBCO coated conductors as the main components of superconducting fault current limiters were determined using their voltage properties. The voltage properties of the YBCO coated conductors that were analyzed in this research will be used as important data for their practical application to superconducting fault current limiters.