• Title/Summary/Keyword: The Digital PRML

Search Result 17, Processing Time 0.023 seconds

A Multi-Channel Adaptive PRML for Reduction of Inter-Track Interference in Digital High-Density Recording Channels (디지탈 고밀도 기록 채널의 트랙간 간섭 감소를 위한 다채널 적응 PRML)

  • 강현우;전원기;조용수;윤대희
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.32B no.12
    • /
    • pp.1565-1571
    • /
    • 1995
  • Misalignment of recording head position results in inter-track interference (ITI), which is a primary factor limiting radial(track) density in current digital magnetic channels. This paper proposes a multi- channel adaptive PRML for digital high-density recording channels, and compares it with the conventional single-channel PRML in the presence of ITI for the per- formance evaluation. Simulation results show that the proposed method removes ITI effectively when heal-misalignment occurs, then improving its performance significantly as compared with the single- channel PRML. As a result, it is confirmed that multi-channel adaptive PRML is well suited for high-density recording in digital magnetic channels.

  • PDF

A Modified PRML for Reduction of Nonlinear Distortion in Digital High-Density Recording Channels (디지탈 고밀도 기록 채널의 비선형 왜곡 감소를 고려한 PRML)

  • Son, Joo-Sin;Seo, Kwang-Lak;Cho, Yong-Soo;Lim, Yong-Hoon;Youn, Dae-Hee
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.31B no.11
    • /
    • pp.27-35
    • /
    • 1994
  • In this paper, a modified version of PRML is discussed to reduce nonlinearity in digital high-density storage devices. We propose a PRML with a nonlinear compensator which can reduce nonlinear interaction between the stored flux regions on the storage channel, and apply it to recording channels with three different densities. By comparing its performance with the existing PRML through computer simulation, we confirm that the nonlinear intersymbol interference increasing with high-density recording channels can be reduced effectively by the PRML with a nonlinear compensator.

  • PDF

A Study on PRML Method for the High Speed DVD System (고배속 DVD 시스템을 위한 PRML 기법에 관한 연구)

  • 이재욱;정병국
    • Proceedings of the IEEK Conference
    • /
    • 1999.11a
    • /
    • pp.336-339
    • /
    • 1999
  • In this paper, we describe the accommodation of the PRML technique for the high speed and high density optical disk systems, which has been very effective in the high density HDD systems. To make the PRML technique adequate for the optical disk systems, the channel modeling and the simulation are performed. Finally, the architecture has been designed and realized into an ASIC. We have focused on the differences of PRML architecture between the HDD system and the optical disk system, and the digital realization of the PLL which has been realized with analog circuits.

  • PDF

Parallel Structure of Viterbi Decoder for High Performance of PRML Signal (PRML신호용 고성능 Viterbi Decoder의 병렬구조)

  • Seo, Beom-Soo;Kim, Jong-Man;Kim, Hyong-Suk
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.58 no.4
    • /
    • pp.623-626
    • /
    • 2009
  • In this paper, we applied new analog viterbi decoder to decode PR(1,2,2,1) signal for DVD and analyze the specific and signal characteristics. We implemented the parallel analog viterbi decoder and the convolution digital viterbi decoder(the digital PRML) utilizing the technology of analog parallel processing circuits. The proposed analog viterbi decoder can replace the conventional digital viterbi decoder by a new one. Our circuits design the low distortion and the high accuracy over the previous implementation. Through the parallel structure of the proposed viterbi decoder, we got the achievement of the decoding speed by the multiple times.

Feed forward Differential Architecture of Analog Parallel Processing Circuits for Analog PRML Decoder (아날로그 PRML 디코더를 위한 아날로그 병렬처리 회로의 전향 차동 구조)

  • Sah, Maheshwar Pd.;Yang, Chang-Ju;Kim, Hyong-Suk
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.8
    • /
    • pp.1489-1496
    • /
    • 2010
  • A feed forward differential architecture of analog PRML decoder is investigated to implement on analog parallel processing circuits. The conventional PRML decoder performs the trellis processing with the implementation of single stage in digital and its repeated use. The analog parallel processing-based PRML comes from the idea that the decoding of PRML is done mainly with the information of the first several number of stages. Shortening the trellis processing stages but implementing it with analog parallel circuits, several benefits including higher speed, no memory requirement and no A/D converter requirement are obtained. Most of the conventional analog parallel processing-based PRML decoders are differential architecture with the feedback of the previous decoded data. The architecture used in this paper is without feedback, where error metric accumulation is allowed to start from all the states of the decoding stage, which enables to be decoded without feedback. The circuit of the proposed architecture is simpler than that of the conventional analog parallel processing structure with the similar decoding performance. Characteristics of the feed forward differential architecture are investigated through various simulation studies.

Fabrication of a Low Power Parallel Analog Processing Viterbi Decoder for PRML Signal (PRML 신호용 저 전력 아날로그 병렬처리 비터비 디코더 개발)

  • Kim Hyun-Jung;Son Hong-Rak;Kim Hyong-Suk
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.6 s.348
    • /
    • pp.38-46
    • /
    • 2006
  • A parallel analog Viterbi decoder which decodes PRML signal of DVD has been fabricated into a VLSI chip. The parallel analog Viterbi decoder implements the functions of the conventional digital Viterbi decoder utilizing the analog parallel processing circuit technology. In this paper, the analog parallel Viterbi decoding technology is applied for the PRML signal decoding of DVD. The benefits are low power consumption and less silicon consumption. The designed circuits are analysed and the test results of the fabricated chip are reported.

design of High speed Digital Signal Processor for PRML Read Channels (PRML Read Channel용 고속 디지털 신호 처리부의 설계)

  • 기훈재;이천수
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.775-778
    • /
    • 1998
  • 근래에 들어 컴퓨터 기술은 멀티미디어 기수의 발달과 더불어 그에 따른 데이터량의 증가로 인해 데이터를 처리, 전송, 저장하는 모든 부문에서의 고속, 대용량화를 요구하고 있다. 이 중에서 특히 저장장치 부문은 응용 프로그램이 대형화되고 멀티미디어화에 따른 데이터량이 크게 증가하는 추세에 있기 때문에 지속적인 용량 증가가 요구되고 있다. 이런 상황에서 주목을 받고 있는 것이 신호처리 방식을 개선하여 저장장치의 기록 밀도를 향상시키는 기술의 하나인 partial response maximum likelihood (PRML) 기술이다. PRML 방식은 HDD 나 광 디스크로부터 데이터를 읽어낼때의 신호처리 기술 중의 ㅎ나로 신호간 간섭을 허용하여 데이터 속도를 증가시키고, 신호를 재생할 때 신호간 간섭을 보상하여 원래 신호를 복원해 내는 기술이다. 이를 이용하면 기존의 기록방식에 비해 기록밀도를 20-50% 정도 높일 수 있다.〔1〕〔2〕

  • PDF

A PRML System for High Density Optical Recording (고밀도 광기록 채널을 위한 PRML 시스템의 설계 및 성능 분석)

  • 조한규;안성근;김진용;강창언;홍대식
    • Proceedings of the IEEK Conference
    • /
    • 2000.06a
    • /
    • pp.244-247
    • /
    • 2000
  • This paper deals with methods for partial response maximum-likelihood (PRML) detection and crosstalk cancellation. In accrodance with the demand for increased recording density, 20 gigabyte (Gbyte) digital versatile disk (DVD) ROM channel is considered. Channel is modelled to be close to real optical channel using DIFFRACT$\^$TM/. After comparing the spectral characteristics of various PR polynomials, P(D)=1+D+D$^2$+D$^3$is proposed as a target PR. The performance of the system is illustrated under the condition that the readout signal is degraded by crosstalk, radial tilt and nonlinear distortions in optics. The experimental results show that crosstalk and nonlinear distortions degrade performance by about 2dB, respectively. We also show that when radial tilt is added to the crosstalk, the performance degradation assumes quite significant proprotions.

  • PDF

PR (1 2 2 1) Signal Decoding for DVD using the Circular Analog Parallel Circuits (순환형 아날로그 병렬 회로망 구조를 이용한 DVD용 PR (1 2 2 1) 신호의 디코딩)

  • Son Hongrak;Kim Hyonjeong;Kim Hyongsuk;Lee Jeongwon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.1 s.343
    • /
    • pp.17-26
    • /
    • 2006
  • The analog Viterbi decoder for the PR (1 2 2 1) which is used for BVD read channel is designed with circular analog parallel circuits. Since the inter symbol interference is serious problem in the high density magnetic storage device or DVD, the PRML technology is normally employed for the purpose of minimizing the decoding error. The feature of the PRML technology is with the multi-level coding according to the predetermined combining rule among the neighboring symbols and with the decoding according to the known combining rule. Though the conventional PRML technology is implemented with the digital circuits, the recent trend towards this end is with the utilization of the analog circuits due to the requirements of higher speed and lower power in the DVD read channel. In this study, the Viterbi decoder which is the bottleneck of the PRML implementation is designed with the analog parallel circuit structure. The designed Viterbi decoder for the PR (1 2 2 1) signal shows 3 times faster in the speed and 1/3 times less in the power consumption than thoseoftheconventionaldigitalcounterpart.

Parallel Data Extraction Architecture for High-speed Playback of High-density Optical Disc (고용량 광 디스크의 고속 재생을 위한 병렬 데이터 추출구조)

  • Choi, Goang-Seog
    • Journal of Korea Multimedia Society
    • /
    • v.12 no.3
    • /
    • pp.329-334
    • /
    • 2009
  • When an optical disc is being played. the pick-up converts light to analog signal at first. The analog signal is equalized for removing the inter-symbol interference and then the equalized analog signal is converted into the digital signal for extracting the synchronized data and clock signals. There are a lot of algorithms that minimize the BER in extracting the synchronized data and clock when high. density optical disc like BD is being played in low speed. But if the high-density optical disc is played in high speed, it is difficult to adopt the same extraction algorithm to data PLL and PRML architecture used in low speed application. It is because the signal with more than 800MHz should be processed in those architectures. Generally, in the 0.13-${\mu}m$ CMOS technology, it is necessary to have the high speed analog cores and lots of efforts to layout. In this paper, the parallel data PLL and PRML architecture, which enable to process in BD 8x speed of the maximum speed of the high-density optical disc as the extracting data and clock circuit, is proposed. Test results show that the proposed architecture is well operated without processing error at BD 8x speed.

  • PDF