• Title/Summary/Keyword: System Latency Time Reduction

Search Result 19, Processing Time 0.032 seconds

Eager Data Transfer Mechanism for Reducing Communication Latency in User-Level Network Protocols

  • Won, Chul-Ho;Lee, Ben;Park, Kyoung;Kim, Myung-Joon
    • Journal of Information Processing Systems
    • /
    • v.4 no.4
    • /
    • pp.133-144
    • /
    • 2008
  • Clusters have become a popular alternative for building high-performance parallel computing systems. Today's high-performance system area network (SAN) protocols such as VIA and IBA significantly reduce user-to-user communication latency by implementing protocol stacks outside of operating system kernel. However, emerging parallel applications require a significant improvement in communication latency. Since the time required for transferring data between host memory and network interface (NI) make up a large portion of overall communication latency, the reduction of data transfer time is crucial for achieving low-latency communication. In this paper, Eager Data Transfer (EDT) mechanism is proposed to reduce the time for data transfers between the host and network interface. The EDT employs cache coherence interface hardware to directly transfer data between the host and NI. An EDT-based network interface was modeled and simulated on the Linux-based, complete system simulation environment, Linux/SimOS. Our simulation results show that the EDT approach significantly reduces the data transfer time compared to DMA-based approaches. The EDTbased NI attains 17% to 38% reduction in user-to-user message time compared to the cache-coherent DMA-based NIs for a range of message sizes (64 bytes${\sim}$4 Kbytes) in a SAN environment.

Real-time Camera and Video Streaming Through Optimized Settings of Ethernet AVB in Vehicle Network System

  • An, Byoungman;Kim, Youngseop
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.15 no.8
    • /
    • pp.3025-3047
    • /
    • 2021
  • This paper presents the latest Ethernet standardization of in-vehicle network and the future trends of automotive Ethernet technology. The proposed system provides design and optimization algorithms for automotive networking technology related to AVB (Audio Video Bridge) technology. We present a design of in-vehicle network system as well as the optimization of AVB for automotive. A proposal of Reduced Latency of Machine to Machine (RLMM) plays an outstanding role in reducing the latency among devices. RLMM's approach to real-world experimental cases indicates a reduction in latency of around 41.2%. The setup optimized for the automotive network environment is expected to significantly reduce the time in the development and design process. The results obtained in the study of image transmission latency are trustworthy because average values were collected over a long period of time. It is necessary to analyze a latency between multimedia devices within limited time which will be of considerable benefit to the industry. Furthermore, the proposed reliable camera and video streaming through optimized AVB device settings would provide a high level of support in the real-time comprehension and analysis of images with AI (Artificial Intelligence) algorithms in autonomous driving.

The Method of Reducing the Delay Latency to Improve the Efficiency of Power Consumption in Wireless Sensor Networks

  • Ho, Jang;Son, Jeong-Bong
    • 한국정보컨버전스학회:학술대회논문집
    • /
    • 2008.06a
    • /
    • pp.199-204
    • /
    • 2008
  • Sensor nodes have various energy and computational constraints because of their inexpensive nature and ad-hoc method of deployment. Considerable research has been focused at overcoming these deficiencies through faster media accessing, more energy efficient routing, localization algorithms and system design. Our research attempts to provide a method of improvement MAC performance in these issues. We show that traditional carrier-sense multiple access(CSMA) protocols like IEEE 802.11 do not handle the first constraint adequately, and do not take advantage of the second property, leading to degraded latency and throughput as the network scales in size, We present more efficient method of a medium access for real-time wireless sensor networks. Proposed MAC protocol is a randomized CSMA protocol, but unlike previous legacy protocols, does not use a time-varying contention window from which a node randomly picks a transmission slot. To reduce the latency for the delivery of event reports, it carefully decides a fixed-size contention window, non-uniform probability distribution of transmitting in each slot within the window. We show that it can offer up to several times latency reduction compared to legacy of IEEE 802.11 as the size of the sensor network scales up to 256 nodes using widely used simulator ns-2. We, finally show that proposed MAC scheme comes close to meeting bounds on the best latency achievable by a decentralized CSMA-based MAC protocol for real-time wireless sensor networks which is sensitive to latency.

  • PDF

Latency Analysis of AVB Network and Optimization Design for Automotive

  • An, Byoungman;Kim, YoungSeop
    • Journal of the Semiconductor & Display Technology
    • /
    • v.18 no.3
    • /
    • pp.127-132
    • /
    • 2019
  • This paper presents an overview of automotive communication technologies, including related technology developments. We describe the latency of Audio Video Bridge (AVB) network as well as purpose the optimized design of the Ethernet network system for automotive. Our design plays a significant role in reducing the delay between components. The proposed approach on realistic test cases showed that there was a delay reduction, approximately 49.4%. It is expected that the optimization method for the actual automotive environment can greatly shorten the time period in the design and development process. The results obtained from the experiments on the delay time present in each function are reliable because average values are obtained through repeated actual tests for several months. It will greatly benefit the industry since analyzing the latency between each function in a short period of time is very important.

Motor Evoked Potentials Study of the Facilitation and Reciprocal Inhibition Induced by Motor Imagination in the Thumb Muscles (무지근육에서 상상의 운동과 연관된 촉진과 억제에 관한 운동 유발 전위 검사)

  • Yang, Hyun Duk;Son, Il Hong;Suk, Seung Han;Lee, Sung Soo
    • Annals of Clinical Neurophysiology
    • /
    • v.5 no.2
    • /
    • pp.187-191
    • /
    • 2003
  • Purpose: MEPs elicited by transmagnetic stimulations of the motor cortex are facilitated by voluntary muscle contraction. We evaluated the effects of the imagination of the movements on latencies of MEPs and reciprocal inhibition by using transmagnetic stimulations. Methods: Twenty two healthy volunteers(eight men and fourteen women) were studied. TMSs were delivered at rest and during imagining abducting or adducting right thumb. A stimulator with a round coil and a fixed intensity of 80% of maximum was used to evoke MEPs. MEPs were evoked by magnetic stimulations over the scalp and cervical spine(C7-T1), and central motor conduction times(CMCT) were calculated by subtracting the latency of compound muscle action potentials(CMAPs) obtained by stimulating over the cervical spine from that obtained by stimulating over the scalp. The motor evoked potentials were recorded from right abductor pollicis brevis muscle(APB) and adductor pollicis muscle(AP) simultaneously. Results: Imagination of abduction resulted in a shortened latency of the CMAPs in APB, and a prolonged latency in AP. Imagination of adduction resulted in a shortened latency in AP, and a prolonged latency in APB. But the imagination caused no significant change in the latency of CMAPs elicited by stimulation over cervical spine. Therefore, the changes of the CMCTs account for these latency changes with imagination of movement. With the imagination of abduction, there are significant reduction of the CMCT's in APB(10.8%) and prolongation in AP(5.8%). On the other hand, with the imagination of adduction, prolongation of the CMCT's in APB(7.3%) and reduction in AP(5.9%) were observed. Conclusion: These findings indicate that imagination of muscle contraction increases the excitability of the human corticospinal system. Reciprocal inhibition may be accountable for the prolonged latency in the antagonist muscle.

  • PDF

Implementation of a DI Multi-Touch Display Using an Improved Touch-Points Detection and Gesture Recognition (개선된 터치점 검출과 제스쳐 인식에 의한 DI 멀티터치 디스플레이 구현)

  • Lee, Woo-Beom
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.11 no.1
    • /
    • pp.13-18
    • /
    • 2010
  • Most of the research in the multi-touch area is based on the FTIR(Frustrated Total Internal Re리ection), which is just implemented by using the previous approach. Moreover, there are not the software solutions to improve a performance in the multi touch-blobs detection or the user gesture recognition. Therefore, we implement a multi-touch table-top display that is based on the DI(Diffused Illumination), the improved touch-points detection and user gesture recognition. The proposed method supports a simultaneous transformation multi-touch command for objects in the running application. Also, the system latency time is reduced by the proposed ore-testing method in the multi touch-blobs detection processing. Implemented device is simulated by programming the Flash AS3 application in the TUIO(Tangible User Interface Object) environment that is based on the OSC(Open Sound Control) protocol. As a result, Our system shows the 37% system latency reduction, and is successful in the multi-touch gestures recognition.

Reduction of GPS Latency Using RTK GPS/GNSS Correction and Map Matching in a Car NavigationSystem

  • Kim, Hyo Joong;Lee, Won Hee;Yu, Ki Yun
    • Journal of Korean Society for Geospatial Information Science
    • /
    • v.24 no.2
    • /
    • pp.37-46
    • /
    • 2016
  • The difference between definition time of GPS (Global Positioning System) position data and actual display time of car positions on a map could reduce the accuracy of car positions displayed in PND (Portable Navigation Device)-type CNS (Car Navigation System). Due to the time difference, the position of the car displayed on the map is not its current position, so an improved method to fix these problems is required. It is expected that a method that uses predicted future positionsto compensate for the delay caused by processing and display of the received GPS signals could mitigate these problems. Therefore, in this study an analysis was conducted to correct late processing problems of map positions by mapmatching using a Kalman filter with only GPS position data and a RRF (Road Reduction Filter) technique in a light-weight CNS. The effects on routing services are examined by analyzing differences that are decomposed into along and across the road elements relative to the direction of advancing car. The results indicate that it is possible to improve the positional accuracy in the along-the-road direction of a light-weight CNS device that uses only GPS position data, by applying a Kalman filter and RRF.

Efficient Utilization of Burst Data Transfers of DMA (직접 메모리 접근 장치에서 버스트 데이터 전송 기능의 효과적인 활용)

  • Lee, Jongwon;Cho, Doosan;Paek, Yunheung
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.8 no.5
    • /
    • pp.255-264
    • /
    • 2013
  • Resolving of memory access latency is one of the most important problems in modern embedded system design. Recently, tons of studies are presented to reduce and hide the access latency. Burst/page data transfer modes are representative hardware techniques for achieving such purpose. The burst data transfer capability offers an average access time reduction of more than 65 percent for an eight-word sequential transfer. However, solution of utilizing such burst data transfer to improve memory performance has not been accomplished at commercial level. Therefore, this paper presents a new technique that provides the maximum utilization of burst transfer for memory accesses with local variables in code by reorganizing variables placement.

Implementation of Efficient Channel Decoder for WiBro System (WiBro 시스템을 위한 효율적인 구조의 채널 복호화기 구현)

  • Kim, Jang-Hun;Han, Chul-Hee
    • Proceedings of the IEEK Conference
    • /
    • 2007.07a
    • /
    • pp.177-178
    • /
    • 2007
  • WiBro system provides reliable broadband communication services for mobile and portable subcribers. It allows interference-free reception under the conditions of multipath propagation and transmission errors. Thus, powerful channel-error correction ability Is required. CC/CTC Decoder which Is mandatory for WiBro system needs lots of computations for real-time operation. So, it is desired to design a CC/CTC Decoder having highly optimized hardware scheme for low latency operation under high data rates. This paper proposes an efficient CC/CTC Decoder structure for high data rate WiBro system. Particularly, the proposed CTC Decoder architecture reduces decoding delay by applying pipelining and multiple decoding blocks. Simulation results show that reduction of about 80% of processing time is enabled with the proposed CC/CTC Decoder despite of increase in are.

  • PDF

Reduction of Read Access Latency by Invalid Hint in Directory-Based Cache Coherence Scheme (디렉토리를 이용한 캐쉬 일관성 유지 기법에서 무효화 힌트를 이용한 읽기 접근 시간 감소)

  • Oh, Seung-Taek;Rhee, Yun-Seok;Maeng, Seung-Ryoul;Lee, Joon-Won
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.27 no.4
    • /
    • pp.408-415
    • /
    • 2000
  • Large scale shared memory multiprocessors have suffered from large access latency to shared memory. The large latency partially stems from a feature of directory-based cache coherence schemes which require a shared memory access to be serviced at a home node of the memory block. The home visit results in three or more hops traversal for a memory read access. The traversal becomes much longer as a system scales up. In this paper, we propose a new cache coherence scheme that reduces read access latency. The proposed scheme exploits ideas of invalid hint. Invalid hint for a cache block means which node has invalidated the cache block before. Thus a read access request can be directly sent to and serviced by the node (called owner) without help of a home node. Execution-driven simulation is employed to evaluate performance of the proposed scheme. The simulation results show that read access latency and execution time are reduced.

  • PDF